Broadcom VLSI Design Engineer Jobs: Open Positions
Broadcom builds some of the largest ASICs shipping today, and VLSI design there spans RTL through physical implementation.
Guides, industry insights, and career advice for IC engineers, ASIC designers, and chip architects.
Broadcom builds some of the largest ASICs shipping today, and VLSI design there spans RTL through physical implementation.
What physical design work at Intel looks like when the fab is in-house, and where the openings are.
Qualcomm 5G modem design roles across San Diego and India: baseband RTL, LDPC and polar coding, and mmWave work on Snapdragon X-series modems.
AMD physical design roles in San Jose, Austin, Hyderabad, and Markham: floorplan, place and route, and timing closure on TSMC chiplet designs.
What NVIDIA chip verification engineer roles involve, from UVM testbenches and coverage closure to Palladium emulation, and which GPU blocks teams own.
What SiFive RISC-V processor design engineer roles look like, from Chisel core microarchitecture to the P-series and X-series catalog, and who is hiring.
What Tenstorrent AI chip design engineer roles look like, from Tensix core microarchitecture to its open-source RISC-V strategy, and where the teams sit.
What Cerebras AI chip design engineer roles involve, from wafer-scale power delivery to on-chip interconnect, and where the work happens.
Ampere Computing builds high-core-count ARM server CPUs for the cloud; here is what its design roles cover and where they sit.
Alphawave Semi builds 112G and 224G PAM4 SerDes IP; here is what its design engineer roles involve and where they are based.
Rambus interface IP roles cover DDR5, PCIe Gen 6, and HBM PHY design for data center and AI chips, across San Jose, Austin, Bangalore, and Seoul.
Silicon Labs wireless IC design roles span RF, baseband, and ultra-low-power analog for EFR32 IoT chips across Austin, Boston, Oslo, and Tampere.