SerDes Design Engineer Jobs: Find High-Speed I/O Roles
What SerDes design engineers build, which sub-blocks they specialize in, and where the role pays at companies pushing 112 Gbps and beyond.
Guides, industry insights, and career advice for IC engineers, ASIC designers, and chip architects.
What SerDes design engineers build, which sub-blocks they specialize in, and where the role pays at companies pushing 112 Gbps and beyond.
What floor planning engineers actually do on large SoC programs, who hires them, and what the role pays across company tiers.
CTS engineers build the clock distribution networks that deliver synchronized edges to millions of flip-flops, and hiring is steady across advanced-node design teams.
PDN design engineers architect the power delivery networks that route VDD and GND from package bumps to every transistor on a chip.
Netlist engineers own the gate-level handoff between synthesis and physical design, running ECO flows, LEC signoff, and DFT netlist verification.
Embedded processor design engineers build the low-power cores inside microcontrollers, IoT devices, and automotive ECUs, and hiring is picking up fast.
Custom cell design engineers build and characterize the standard cell libraries that every digital ASIC depends on, working at the transistor level in Cadence Virtuoso.
Pre-silicon validation engineers run FPGA prototype environments so software teams can begin development months before first silicon arrives.
DDR memory controller engineer roles involve designing and verifying the DRAM controller IP that manages all communication between a processor and external memory.
CXL design engineer roles focus on implementing and verifying the Compute Express Link protocol stack for data center memory and accelerator attach.
Post-silicon validation engineers are the first to power on new silicon, root-cause bring-up failures, and qualify chips for volume production.
Demand for DV engineers consistently outpaces supply, making verification one of the most accessible entry points into professional chip design.