Job Title
Staff ASIC Design Engineer
Role Summary
Design and deliver digital ASICs for optical transceivers used in high-performance AI and data-center systems. Work within an ASIC team on RTL design, verification, synthesis, timing, and system integration.
Contribute to architecture, PPA optimization, and cross-functional validation for next-generation optical modem products.
Experience Level
Senior β typically 5+ years of experience in digital ASIC design and verification.
Responsibilities
Core responsibilities include RTL design, verification, and collaborating on system integration.
- Design and implement digital circuits using Verilog/SystemVerilog.
- Perform synthesis, static timing analysis, lint, formal equivalence, and CDC analysis.
- Optimize designs for performance, power, and area (PPA).
- Develop and run RTL simulations and verification (including UVM/formal techniques).
- Participate in design reviews and provide technical guidance to engineers.
- Collaborate with cross-functional teams for system integration and validation.
Requirements
Required technical skills and experience, followed by preferred skills.
-
Must-have: 5+ years in digital ASIC design and verification.
- Proficiency in Verilog and/or SystemVerilog.
- Strong understanding of digital design principles and methodologies.
- Experience with ASIC design flow and common EDA tools (synthesis, STA, lint, CDC, formal).
- Knowledge of low-power design techniques.
- Familiarity with verification methodologies such as UVM and formal verification.
- Strong problem-solving skills, communication, and teamwork.
-
Nice-to-have: DSP, digital communications, or FEC experience.
- Experience with scripting languages (Python, Tcl).
- Familiarity with optical communication standards.
Education Requirements
Bachelor's or higher degree in Electrical Engineering, Computer Engineering, or a related technical field.
About the Company
Company: Celero Communications
Headquarters: Ottawa, Ontario, Canada
Designs and develops optical transceivers and ASIC solutions for next-generation optical modems, focusing on digital ASIC/RTL design, verification, and optical communication technologies.

Date Posted: 2026-07-22