VLSI Trainer
Maven SiliconJob Title
VLSI Trainer
Role Summary
Deliver instructor-led and hands-on training in digital VLSI design and verification to students and engineers. Work with the training team to develop and maintain course projects, labs, and training materials focused on RTL design and verification methodologies.
Provide technical support for projects, debug Verilog/SystemVerilog/UVM code, and assist with backend design issues as needed.
Experience Level
Mid-level. The role expects around 3β9 years of combined industry and/or teaching experience in VLSI design and verification.
Responsibilities
Key duties include technical delivery, hands-on project support, and code debugging.
- Deliver classroom and lab training on Digital design, Verilog, VHDL, SystemVerilog and UVM.
- Develop and support training projects and lab exercises.
- Debug and analyze RTL, SystemVerilog, and UVM testbench code.
- Support backend design topics and integrate relevant exercises into courses.
- Prepare and present course materials; assess learner progress and provide feedback.
Requirements
Must-have technical skills and professional experience.
- Strong hands-on experience with digital design and verification using Verilog, VHDL, and SystemVerilog.
- Experience with UVM-based verification methodologies.
- Knowledge of DFT concepts and practical application in training or projects.
- Practical experience in backend design workflows.
- 3β9 years of industry and/or teaching experience in VLSI or related roles.
- Good communication and presentation skills suitable for instructor responsibilities.
- Nice-to-have: experience with Mentor Graphics EDA flow.
Education Requirements
B.E., B.Tech, or M.Tech in VLSI, Electronics & Communication Engineering (ECE), or Electrical & Electronics Engineering (EEE).
About the Company
Company: Maven Silicon
Headquarters: Bengaluru, Karnataka, India
Education and training company specializing in VLSI design and semiconductor engineering courses, offering hands-on training, project support, and professional development in digital design, verification (UVM/SV), RTL (Verilog/VHDL), DFT and back-end flows.
![]()