Job Title
Verification Engineer
Role Summary
Engineer responsible for verification of mixed-signal memory interface IP (DDR, HBM) used in AI and high-performance computing systems. Work on SystemVerilog/UVM testbenches, behavioral models, coverage closure, and cross-domain debug in a multidisciplinary ASIC team based in Porto.
Experience Level
Mid-level β 5+ years of hands-on verification experience in ASIC or mixed-signal environments.
Responsibilities
Primary responsibilities include translating specifications into executable verification strategy, developing testbenches and models, and driving coverage to reduce silicon debug.
- Write verification specifications and test plans for DDR and HBM memory interface IP.
- Design and implement SystemVerilog testbenches and UVM environments for mixed-signal ASIC verification.
- Develop behavioral models in Verilog/SystemVerilog to enable early verification.
- Create and run tests for protocol compliance, signal integrity, timing closure, and power-aware scenarios.
- Drive coverage closure using functional, code, and assertion metrics; identify gaps and create directed tests.
- Debug failures across digital and mixed-signal domains and collaborate with design engineers to root-cause issues.
- Document verification environments, methodologies, and results for internal and customer use.
Requirements
Must-have technical skills and experience for successful performance in this role.
- 5+ years of hands-on verification experience in ASIC or mixed-signal design environments.
- Deep expertise in SystemVerilog and UVM methodology and building complex testbenches.
- Strong Verilog skills for RTL analysis and behavioral modeling.
- Proficiency in scripting (Python, Perl, or Tcl) for automation and test infrastructure.
- Experience with Unix/Linux environments and industry-standard EDA simulation and debug tools.
- Proven ability to drive coverage closure and identify hard-to-reach verification scenarios.
-
Nice-to-have: Knowledge of high-speed interface protocols such as DDR, HBM, or DFI.
-
Nice-to-have: Experience with formal verification tools or AI-driven test generation.
Education Requirements
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
About the Company
Company: Synopsys
Headquarters: Mountain View, California, USA
Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Date Posted: 2026-06-16