Job Title
Staff SoC RTL Engineer
Role Summary
Senior RTL engineer on the chip design team responsible for SoC subsystem development, third-party IP integration, and PPA optimization from front-end through tapeout. You will work across architecture, RTL implementation, and system integration to deliver customer-ready design releases.
Experience Level
Senior — requires significant hands-on SoC/ASIC front-end design and integration experience; the posting requests a minimum of 5+ years.
Responsibilities
Contribute to SoC development and delivery across the full chip lifecycle. Key responsibilities include:
- Own SoC subsystem design and integration with third-party IP (NoC, PCIe/UCIe, DDR, security blocks, etc.).
- Define and refine SoC architecture based on application and software requirements.
- Package design releases for customer evaluation and iterate on feedback.
- Drive PPA (power, performance, area) optimization at the SoC level and apply low-power digital design techniques.
- Lead timing-closure activities across front-end and back-end to final tapeout.
- Balance single-stream latency and scaled throughput trade-offs for system performance.
Requirements
Must-have technical skills and experience; preferred items listed after.
- Minimum 5+ years of hands-on SoC/ASIC front-end design and integration experience.
- Proficiency in SystemVerilog or Verilog and RTL development methodologies.
- Strong background in computer architecture and low-power digital design techniques.
- Deep technical expertise in at least one subsystem area (memory, I/O, or compute).
- Experience integrating and validating SoC subsystems and third-party IP; working knowledge of VCS and Verilog/C co-simulation.
-
Preferred: experience with logic synthesis and performance modeling, FPGA design experience, familiarity with automotive safety (ASIL) and hardware security standards.
Education Requirements
BS, MS, or PhD in Electrical Engineering, Computer Engineering, or a related field, as stated in the posting.
About the Company
Company: Quadric
Headquarters: Burlingame, California, United States
Quadric is building the world’s first supercomputer designed for the real-time needs of edge devices. Founded in 2016, the company empowers developers across industries with innovative general-purpose neural processing unit (GPNPU) architecture for neural network workloads. Co-founded by technologists from MIT and Carnegie Mellon, Quadric aims to enable groundbreaking technology development.

Date Posted: 2026-08-07