SiTime logo

Sr. Engineer, Analog Mixed-Signal Design

SiTime
July 29, 2026
Full-time
On-site
New York, NY, United States
ASIC Design Jobs, Level - Senior

Job Title

Sr. Engineer, Analog Mixed-Signal Design

Role Summary

The Sr. Analog Mixed-Signal Design Engineer designs precision timing analog and mixed-signal circuits based on MEMS technology for networking, communications infrastructure, and ultra-low-power mobile platforms. The role focuses on schematic- and post-layout verification, chip bring-up and characterization, and cross-functional integration with layout, product, test, and characterization teams.

Experience Level

Senior β€” see Education Requirements for specific degree-and-experience combinations.

Responsibilities

Design, verify, and validate analog and mixed-signal blocks and support chip integration and evaluation.

  • Design analog and mixed-signal circuits to meet architectural and technical specifications.
  • Contribute to architectural definition and chip integration decisions.
  • Perform calculations and verification simulations at schematic level and after post-layout extraction, including DFT/DFM considerations.
  • Work with layout engineers to validate layouts using best-known methods.
  • Document block designs and lead preliminary and final design review meetings.
  • Participate in chip bring-up, evaluation, and characterization for owned blocks.
  • Collaborate with Product, Characterization, Test, and Applications teams to resolve circuit issues.
  • Support additional projects as assigned by management.

Requirements

Technical must-haves and preferred skills.

Must-have:

  • Detailed knowledge of CMOS circuits and noise analysis.
  • Expertise in at least one area: integer-N/fractional-N PLLs (Sigma-Delta and LC), Sigma-Delta ADCs (preferably >14 ENOB), temperature sensors, analog/digital filters, quartz or MEMS oscillators, sub-threshold circuits, low-noise regulators/bandgaps, or high-speed output drivers.
  • Proficiency with Cadence analog design tools and simulation flows.
  • Experience with MATLAB and Verilog-A; familiarity with Oceanscript is a plus.
  • Ability to oversee circuit layout for critical blocks and perform noise analysis.
  • Hands-on participation in chip bring-up, evaluation, and characterization.

Nice-to-have:

  • Published research and silicon-proven prototypes.
  • Strong written and verbal communication skills and ability to work in fast-paced teams.
  • Self-starter with a strong commitment to execution and detail.

Education Requirements

M.S. in Electrical Engineering or a related field with a minimum of 4 years of related experience, or Ph.D. in Electrical Engineering with a minimum of 2 years of related experience. Excellent academic record and demonstrated research with prototypes proven in silicon are preferred.


About the Company

Company: SiTime

Headquarters: Sunnyvale, CA, United States

Designs and manufactures MEMS-based precision timing solutions (oscillators, clock generators, and timing ICs) for communications, computing, and consumer devices, replacing traditional quartz timing components with silicon MEMS technology.

SiTime logo

Date Posted: 2026-07-27