Marvell Technology logo

Senior Staff Engineer, Digital IC Design

Marvell Technology
June 10, 2026
Full-time
On-site
Morrisville, North Carolina, United States
$135,900 - $201,130 USD yearly
RTL Design Jobs, Level - Senior

Job Title

Senior Staff Engineer, Digital IC Design

Role Summary

Design and implement micro-architecture and RTL for complex ASIC/IP within the Custom Compute, Storage and Automotive BU. Collaborate with system and chip architects, verification teams, and lab engineers to deliver production-quality blocks and reusable IP for high-performance compute, storage and automotive applications.

Experience Level

Senior-level. Typical qualification: Bachelor’s in Computer Science or Electrical Engineering with 5–10+ years of related experience, or Master’s/PhD with 3–5+ years.

Responsibilities

Deliver and maintain RTL/IP through the full design cycle and coordinate cross-functional verification and silicon bring-up.

  • Design, develop, implement, verify, and document micro-architecture and RTL for complex power-management and ASIC blocks.
  • Create micro-architecture and register specifications; produce reusable IP.
  • Perform RTL coding, synthesis, static-timing closure, formal verification, gate-level simulation, and block-level functional verification.
  • Define timing specifications and lead implementation/timing-closure activities for high-speed designs.
  • Work with system and chip architects and schedule detailed cross-functional design reviews.
  • Support block bring-up on silicon, lab validation, and maintenance of designed blocks.
  • Evaluate and improve design and verification methodologies and tools.

Requirements

Must-have technical skills and experience; degree details are listed under Education Requirements.

  • Strong SystemVerilog RTL coding techniques.
  • Experience with high-speed, multi-clock-domain designs and timing closure.
  • Familiarity with SoC architectures and interfaces (AXI, DDR, Ethernet, PCIe).
  • Micro-architecture experience for ASICs involving chip I/O, shared memory, and embedded processors.
  • Experience with synthesis, static timing analysis, formal verification concepts and SVA assertions.
  • Experience with gate-level simulation and block-level functional verification.
  • Strong verbal and written communication; disciplined documentation and cross-site collaboration.
  • Nice to have: scripting in Python, Perl, Tcl, and UNIX shell.

Education Requirements

Bachelor’s degree in Computer Science, Electrical Engineering, or a related field with 5–10+ years of related professional experience; or a Master’s/PhD in Computer Science, Electrical Engineering, or related fields with 3–5+ years of related experience.


About the Company

Company: Marvell Technology

Headquarters: Santa Clara, California, United States

Marvell’s semiconductor solutions serve as essential building blocks of the data infrastructure connecting our world, driving innovation across enterprise, cloud, AI, and carrier architectures. The company focuses on creating transformative technology that shapes the future.

Marvell Technology logo

Date Posted: 2026-06-11