Skip to main content
Marvell Technology logo

Senior Staff CAD Engineer

Marvell Technology
September 29, 2026
Full-time
On-site
Santa Clara, California, United States
$127,630 - $191,200 USD yearly
Physical Design Jobs, Level - Senior

Job Title

Senior Staff CAD Engineer

Role Summary

Senior CAD engineer in Marvell Central Engineering responsible for leading development of automated place-and-route flows and supporting tools for advanced-node SoC designs. Define and deploy organization-wide design methodology and ensure integration across the CAD platform.

Experience Level

Senior-level. Typical guidance: 4+ years with a Bachelor's degree, or 3+ years with a Master's/PhD, or equivalent professional experience. Expect several years of hands-on ASIC CAD and advanced-node implementation experience.

Responsibilities

Deliver, maintain, and support P&R flows and power-delivery implementations; collaborate with design teams and EDA vendors to solve complex implementation challenges.

  • Develop and maintain production P&R flows for multiple business units and technology nodes.
  • Design and validate power grids to meet IR-drop requirements.
  • Deploy flows, provide support, and integrate tools into the overall CAD platform.
  • Work with EDA vendors to optimize tool usage and resolve issues.
  • Analyze and propose solutions for timing closure, floorplanning, routability, and power-intent challenges.
  • Keep flows and methods up to date with process and tool evolutions and perform flow benchmarking.

Requirements

Key technical must-haves and practical skills required to perform the role. Preferred items listed separately.

  • Minimum 2+ years recent experience with Cadence Innovus in production flows.
  • Proven tape-out experience at advanced nodes (5nm or below); familiarity with FinFET, multi-patterning, and ULV challenges.
  • Experience with power grid implementation and IR-drop analysis.
  • Practical understanding of timing closure, floorplanning, routability, clock synthesis, SI/EM/IR, and complex DRC rules at block and SoC level.
  • Experience implementing power intent and multiple power domains; knowledge of high-speed and low-power trade-offs.
  • Upstream/downstream flow correlation and validation experience.
  • Proficiency in Tcl scripting for flow development.
  • Strong analytical, problem-solving, verbal and written communication skills and ability to work in cross-functional teams.

Nice-to-have:

  • Gate-to-gate equivalence checking, parasitic extraction, STA, and physical verification (DRC) experience.
  • Early rail analysis, EM/IR flow knowledge, implementation exploration methods, and EDA tool benchmarking experience.

Education Requirements

Bachelor's in Computer Science, Electrical Engineering, or a related field with 4+ years of relevant experience; or Master's/PhD in Computer Science, Electrical Engineering, or related field with 3+ years of relevant experience; or equivalent professional experience.


About the Company

Company: Marvell Technology

Headquarters: Santa Clara, California, United States

Marvell’s semiconductor solutions serve as essential building blocks of the data infrastructure connecting our world, driving innovation across enterprise, cloud, AI, and carrier architectures. The company focuses on creating transformative technology that shapes the future.

Marvell Technology logo

Date Posted: 2026-09-28