Marvell Technology logo

Senior Principal Engineer, Design Verification

Marvell Technology
June 10, 2026
Full-time
On-site
Morrisville, North Carolina, United States
$184,400 - $272,950 USD yearly
Verification Jobs, Level - Senior

Job Title

Senior Principal Engineer, Design Verification

Role Summary

Senior engineering role on Marvell's CXL Product Development team responsible for verification architecture, execution, post-silicon validation and emulation for next-generation ASICs. Works closely with cross-functional teams to deliver complex SoC products for data center and composable infrastructure markets.

Experience Level

Senior-level. Experience guidance provided by employer: typically 12+ to 20+ years depending on academic degree (see Education Requirements).

Responsibilities

Lead verification and validation activities across pre-silicon, emulation and post-silicon stages and coordinate with cross-functional teams to deliver tapeout-ready ASICs.

  • Define and lead verification architecture and strategy for complex SoC designs.
  • Plan and drive verification execution, including testbench, coverage, and regression management.
  • Lead emulation efforts and laboratory bring-up for multiple ASICs to support tapeout and post-silicon validation.
  • Coordinate with front-end design, validation, and system teams to integrate verification and validation flows.
  • Develop and improve tools, methodologies and processes for verification, emulation and PSV.
  • Provide technical leadership and mentoring to verification engineers and drive adoption of new methodologies.

Requirements

Must-have technical skills and leadership qualities required to perform the role.

  • Deep knowledge of ASIC development lifecycle, verification methodologies and related tools.
  • Proven track record of leading verification programs and delivering high-quality ASICs.
  • Hands-on experience verifying multiple SoC architectures, processor cores, memory subsystems and peripheral interfaces.
  • Experience with lab bring-up and debugging of ASICs after silicon availability.
  • Demonstrated experience driving emulation efforts that supported successful tapeout.
  • Strong cross-functional leadership, communication and presentation skills.
  • Self-driven, highly motivated, and able to drive adoption of new tools and methodologies.

Education Requirements

Bachelor's degree in Computer Science, Electrical Engineering or related field with ~20+ years of experience; OR Master's degree in Computer Science, Electrical Engineering or related field with ~18+ years of experience; OR PhD in Computer Science, Electrical Engineering or related field with ~12+ years of experience. The posting specifies degrees in CS/EE or related technical fields.


About the Company

Company: Marvell Technology

Headquarters: Santa Clara, California, United States

Marvell’s semiconductor solutions serve as essential building blocks of the data infrastructure connecting our world, driving innovation across enterprise, cloud, AI, and carrier architectures. The company focuses on creating transformative technology that shapes the future.

Marvell Technology logo

Date Posted: 2026-06-11