Skip to main content
Microchip logo

Senior Engineer II - Physical Design

Microchip
September 17, 2026
Full-time
On-site
Burnaby, British Columbia, Canada
$86,000 - $186,000 CAD yearly
Physical Design Jobs, Level - Senior

Job Title

Senior Engineer II - Physical Design

Role Summary

Join Microchip's Implementation team in Burnaby, BC, to lead and execute physical design for large, high-performance SOC/ASIC projects. Work includes block- and chip-level place & route, physical verification, static timing, and collaboration with CAD, Packaging, Mixed-Signal, Operations, and Design teams.

Role may require up to 25% travel to support customers and cross-site activities.

Experience Level

Senior-level - requires approximately 7.5+ years of ASIC development experience.

Responsibilities

The primary responsibilities focus on end-to-end physical implementation and cross-team delivery of complex silicon.

  • Perform block- and full-chip place & route, including floorplanning and placement optimization.
  • Perform static timing analysis and clock tree synthesis for high-performance designs.
  • Execute physical verification and implement macro-level test structures and digital wrappers for analog cells.
  • Lead full-chip physical design activities and deliverables.
  • Support synthesis flows and work with design teams on timing closure and signoff readiness.
  • Collaborate with CAD, Packaging, Mixed-Signal, Operations, and customer teams to resolve integration issues.
  • Debug complex implementation issues and drive corrective actions to completion.
  • Mentor and guide engineers as priorities and methodologies evolve.

Requirements

Must-have technical skills and experience for successful performance in this role.

  • 7.5+ years of ASIC development experience in a fast-paced environment.
  • Hands-on experience with synthesis, static timing analysis, and place & route for high-speed/low-power designs.
  • Practical expertise in floorplanning, placement optimization, clock tree synthesis, and physical verification.
  • Proven experience leading full-chip physical design activities.
  • Proficiency in scripting (Python, Perl, Tcl) to automate flows and debug tool issues.
  • Ability to read and understand Verilog and VHDL.
  • Strong analytical, debugging, and written/oral communication skills; able to work autonomously and escalate status to management.
  • Collaborative team player able to coordinate across geographically distributed teams.
  • Nice-to-have: experience with 6nm process nodes or smaller.

Education Requirements

Bachelor's (4-year) degree in Electrical or Electronics Engineering is required.


About the Company

Company: Microchip

Headquarters: Chandler, Arizona, USA

Microchip is a leading semiconductor company focused on developing innovative solutions to enhance the human experience. With a commitment to empowering innovation, Microchip prioritizes the value of its employees by fostering a culture that supports their growth and contributions.

Microchip logo

Date Posted: 2026-09-16