Micron Technology logo

Senior Digital Design Engineer

Micron Technology
August 17, 2026
Full-time
On-site
Boise, Idaho, United States
RTL Design Jobs, Level - Senior

Job Title

Senior Digital Design Engineer

Role Summary

Deliver RTL and front-end implementation for advanced DRAM digital and mixed-signal blocks, focusing on performance, power, and timing quality across the RTL-to-GDS flow. Work on synthesis, timing closure, power optimization, and design-quality checks while collaborating with architecture, verification, and physical design teams.

Experience Level

Senior — typically aligned with Micron's minimums: Master's degree plus ~4 years' experience or Bachelor's degree plus ~5 years' experience (see Education Requirements for details).

Responsibilities

Primary responsibilities include front-end RTL development, timing and power optimization, and improving RTL-to-GDS flows.

  • Design, develop, and deliver RTL for complex DRAM digital and mixed-signal blocks per product specifications.
  • Perform front-end design quality checks: linting, CDC/RDC analysis, and other design-rule verifications.
  • Develop and maintain synthesis and timing constraints (SDC); analyze timing reports and drive timing closure across multi-mode, multi-corner scenarios.
  • Collaborate with architecture, verification, and physical design teams to optimize power, performance, and area (PPA).
  • Apply low-power design methodologies and UPF-based power intent to meet power targets.
  • Improve automation, design methodologies, and RTL-to-GDS flows to raise engineering efficiency and design quality.

Requirements

Must-have technical skills and domain experience. Education and specific years are summarized separately under Education Requirements.

  • Proven experience developing RTL for complex digital designs from specification through implementation handoff.
  • Strong knowledge of ASIC front-end flows: RTL design, functional verification, logic synthesis, CDC/RDC analysis, and static timing analysis (STA).
  • Experience developing and maintaining SDC constraints, including clocks, timing exceptions, I/O constraints, and multi-mode multi-corner timing scenarios.
  • Proficiency with Verilog/SystemVerilog and industry-standard simulation tools.
  • Experience with low-power design methodologies, UPF-based power intent, and PPA optimization.

Nice-to-have:

  • Experience developing RTL for memory products or other high-performance digital designs.
  • Familiarity with CMOS digital and mixed-signal circuit concepts.
  • Experience improving engineering productivity through process improvements and automation.
  • Strong communication and teamwork skills; experience using AI-assisted tools to improve engineering workflows.

Education Requirements

Minimum: Master’s degree in Electrical Engineering (or equivalent) with 4+ years of relevant experience, or Bachelor’s degree in Electrical Engineering (or equivalent) with 5+ years of relevant experience. Equivalent practical experience is acknowledged.


About the Company

Company: Micron Technology

Headquarters: Boise, Idaho, USA

Micron Technology is a global leader in memory and storage solutions, dedicated to transforming how the world uses information. The company offers a diverse portfolio of high-performance DRAM, NAND, and NOR memory products under the Micron and Crucial brands. With a commitment to customer focus and technological innovation, Micron drives advancements in artificial intelligence, 5G, and other data-centric applications, empowering users to learn, communicate, and progress.

Micron Technology logo

Date Posted: 2026-08-17