Skip to main content
Lattice Semiconductor logo

Senior Design Engineer - Post Silicon Validation

Lattice Semiconductor
September 02, 2026
Full-time
On-site
Pune, Maharashtra, India
Test Engineering Jobs, Level - Senior

Job Title

Senior Design Engineer - Post Silicon Validation

Role Summary

Work on post-silicon validation and characterization of FPGA building blocks (SERDES, DDR, DPHY, PLL, DSP, fabric, I/O) from silicon arrival through production release. Part of the Silicon Engineering team in Pune responsible for bring-up, validation, debug, data analysis, and cross-functional coordination with design, verification, manufacturing and test teams.

Experience Level

Senior β€” typically requires 5+ years of relevant experience in silicon design validation, hardware characterization, or a closely related engineering role.

Responsibilities

Key responsibilities include:

  • Plan and execute post-silicon validation and characterization campaigns for IP blocks and board-level systems.
  • Develop validation and characterization test plans, bench hardware, and test software.
  • Implement test logic (RTL) and integrate tests using FPGA development tools.
  • Perform silicon bring-up, debug failures, and analyze measured data to characterize datasheet parameters.
  • Use statistical methods to analyze results and prepare datasheet or validation reports.
  • Coordinate with design, verification, manufacturing, test, quality, and applications teams through product release.
  • Support customer issues and post-release problem resolution as required.

Requirements

Must-have skills and experience:

  • 5+ years of experience in silicon design validation or related engineering roles.
  • Experience in high-speed SerDes interface characterization and protocol compliance (examples: PCIe, Ethernet, SDI, CoaXpress, JESD204, MIPI D-PHY, MIPI CSI/DSI-2, USB, DisplayPort/HDMI).
  • Knowledge of high-speed board design and signal integrity evaluation/debug.
  • Familiarity with Verilog or VHDL and implementing test logic using FPGA tool flows.
  • Test automation development experience using languages such as Python or Perl.
  • Familiarity with statistical analysis and tools (for example JMP or R) for characterizing results.
  • Exposure to bench equipment for device characterization (BERT, VNA, oscilloscopes, protocol exercisers/analyzers).
  • Exposure to FPGA emulation/prototyping environments.
  • Strong written and verbal communication, problem-solving skills, and a proactive work approach.

Education Requirements

Bachelor's degree in Electrical Engineering.


About the Company

Company: Lattice Semiconductor

Headquarters: Portland, Oregon, USA

Lattice Semiconductor specializes in low power, small-form-factor programmable logic devices and solutions. The company is known for its innovative technology that enables a wide range of applications, including communication, consumer, and industrial markets.

Lattice Semiconductor logo

Date Posted: 2026-09-02