Cisco Systems logo

Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)

Cisco Systems
June 01, 2026
Full-time
Remote friendly (San Jose, California, United States)
Worldwide
$191,400 - $281,400 USD yearly
VLSI Design Jobs, Level - Senior

Job Title

Senior Analog/mixed-signal IC Design Engineer - Acacia (Hybrid)

Role Summary

Senior engineer on the Mixed-signal IC design team responsible for architecting, designing, laying out, measuring, and productizing ultra-deep-submicron CMOS analog/mixed-signal circuits for optical transceivers.

The team delivers high-speed and high-accuracy analog designs for ASIC integration and works closely with digital/DSP, system, package, and module groups. Join a team developing high-speed analog/mixed-signal ICs for optical transceivers.

Experience Level

Senior β€” experienced IC design engineer. See Education Requirements for company-listed degree/experience combinations.

Responsibilities

Lead design and delivery of complex analog/mixed-signal blocks from concept to production, collaborate across disciplines, and mentor engineers.

  • Architect and design high-speed AMS circuits (serial links, data converters, PLLs, drivers, analog front-ends).
  • Create and verify circuit and system-level simulations; iterate designs based on measurement data.
  • Perform layout and floorplanning for high-frequency designs; ensure signal and power integrity with package/hardware teams.
  • Lead a large block on complex chips, participate in peer reviews, and establish design methodology and documentation.
  • Plan and execute lab measurements and characterize silicon; drive productization and manufacturability improvements.

Requirements

Must-have technical skills and proven experience; preferred items listed separately.

  • Must-have: Substantial experience designing, simulating, and measuring high-speed analog/mixed-signal ICs across multiple domains (serial links, data converters, PLLs, opamps, drivers, regulators, equalization).
  • Must-have: Hands-on experience with high-speed layout and floorplanning for signal/power integrity in mixed-signal chips.
  • Must-have: Track record of leading design efforts, mentoring engineers, and delivering silicon to production.
  • Nice-to-have: Experience with electrical transceiver applications (backplane/cable), FinFET process technologies, and passive high-frequency components (inductors, transformers, transmission lines).
  • Nice-to-have: Custom transistor layout, DFM practices, ESD lab methodology, and experience collaborating with packaging and module teams.
  • Nice-to-have: Familiarity with Cadence Virtuoso, Spectre/APS/SpectreX, Matlab, EMX and mixed-signal/AMS simulation flows.

Education Requirements

Company lists degree-dependent experience options: BSEE with 12+ years of relevant experience, MS with 8+ years, or PhD with 5+ years β€” or equivalent practical experience. Fields implied: Electrical Engineering or equivalent technical degrees. (Equivalent professional experience accepted.)


About the Company

Company: Cisco Systems

Headquarters: San Jose, CA, United States

Cisco Systems is a global technology company that designs and sells networking hardware, telecommunications equipment, software, and services. It provides enterprise and service-provider networking, security, collaboration, and optical communications solutions (including Acacia Communications technologies for high-speed optical interconnects).

Cisco Systems logo

Date Posted: 2026-05-30