Skip to main content
Synopsys logo

R&D Engineering Senior Manager

Synopsys
August 31, 2026
Full-time
On-site
Noida, Uttar Pradesh, India
Semiconductor IP Jobs, Level - Senior

Job Title

R&D Engineering Senior Manager

Role Summary

Lead a multi-site engineering team that develops embedded memory IP (SRAM, register files, TCAM, ROM) for advanced FinFET nodes. Accountable for delivery across the full memory design flow, from architecture through characterization and model generation.

The role focuses on technical leadership, project and resource management, cross-functional coordination with CAD and verification teams, and mentoring engineers to improve design flows and automation.

Experience Level

Senior β€” typically 15+ years of hands-on experience in embedded memory design and several years leading engineering teams in a multi-site environment.

Responsibilities

Key responsibilities include:

  • Lead engineers designing SRAM, register files, TCAM, and ROM architectures and circuit implementations for advanced FinFET nodes.
  • Oversee the full memory design flow: architecture definition, schematic entry, simulation, layout planning, verification, characterization, and model generation.
  • Drive low-power and area-efficient circuit design strategies, balancing performance, variation, and manufacturability.
  • Coordinate with CAD teams on layout verification, parasitic extraction, and compiler automation using Perl and Python.
  • Manage project timelines, prioritize deliverables, and resolve technical and resourcing issues across distributed teams.
  • Build and maintain relationships with internal stakeholders and external customers to translate requirements into executable plans.
  • Mentor and develop engineers on memory compiler development, transistor-level design, and advanced-node challenges.

Requirements

Must-have qualifications and skills:

  • 15+ years of hands-on experience in embedded memory design (SRAM, register file, TCAM, ROM).
  • Deep expertise across the full memory design flow: architecture, circuit design, layout, compiler automation, characterization, timing, and model generation.
  • Proven experience leading engineering teams and delivering complex projects on schedule in a multi-site environment.
  • Proficiency in Perl and Python for design automation and scripting.
  • Hands-on experience with deep submicron and FinFET technologies and variation-aware design techniques.
  • Solid understanding of CMOS fundamentals, digital design, RC circuits, transfer function analysis, and CMOS fabrication processes.

Education Requirements

BE / B.Tech / ME / M.Tech / MS in Electrical & Electronics Engineering or a closely related field from a recognized institute or university. (Degree listed in source.)


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-08-30