Skip to main content
ArterisIP logo

Product Engineer (Magillem) F/H

ArterisIP
September 04, 2026
Full-time
On-site
Paris, France
€70,000 - €100,000 EUR yearly
EDA Jobs, Level - Mid-Career

Job Title

Product Engineer (Magillem) F/H

Role Summary

Product Engineer focused on EDA tools for SoC assembly and integration, primarily working on the Magillem product (Connectivity and Registers). The role defines GUI and CLI/API features, specifies requirements, and delivers prototypes and feature specifications in collaboration with product management, application engineers, developers, and customers.

Primary mission: translate customer and engineering needs into robust, usable features that enable chip architects and SoC designers to integrate IP and verify complex designs efficiently.

Experience Level

Mid-level (Level - Mid-Career). Minimum 5 years of relevant semiconductor design/verification, EDA tools, or complex engineering software experience.

Responsibilities

Deliver product features for Magillem by specifying, prototyping, and validating GUI and API behavior; collaborate across teams and with customers to prioritize and refine functionality.

  • Write detailed specifications for new features and product improvements, with emphasis on graphical interfaces and user workflows.
  • Design, implement, and validate functional prototypes or mockups to demonstrate feature behavior.
  • Iterate on concepts based on internal and customer feedback; run customer-facing validation when required.
  • Gather and incorporate product feedback from customers and internal teams into specifications and roadmaps.
  • Ensure timely delivery of features that meet customer needs and quality standards.
  • Contribute to UX decisions by linking GUI elements to back-end behavior, validating error cases and mandatory fields.
  • Support product management in roadmap planning and feature prioritization.
  • Write and maintain user manuals, technical documentation, release notes, and knowledge-base content.
  • Use modern specification and project management tools (e.g., Confluence, Jira) to track requirements and development.

Requirements

Must-have technical skills and practical experience; additional desirable skills listed separately.

  • Must-have: In-depth understanding of semiconductor design flows (RTL, SoC architecture, IP integration, verification, performance analysis).
  • Must-have: Knowledge of SystemVerilog.
  • Must-have: Experience with front-end design or verification methodologies.
  • Must-have: Strong interest in graphical interfaces and ability to specify GUI behavior tied to back-end logic.
  • Must-have: Professional English (C1 minimum).
  • Nice-to-have: Experience designing/specifying complex technical GUIs.
  • Nice-to-have: Experience with modern front-end technologies (React, TypeScript).
  • Nice-to-have: Scripting experience (Python) for prototyping and automation.
  • Nice-to-have: Strong analytical and communication skills; ability to work effectively in cross-functional teams.

Education Requirements

Not specified.


About the Company

Company: ArterisIP

Headquarters: Montigny-le-Bretonneux, France

Provider of configurable on-chip interconnect IP and network-on-chip (NoC) solutions for system-on-chip (SoC) integration, offering interconnect fabrics, IP blocks, verification tools and engineering support to semiconductor and system companies.

ArterisIP logo

Date Posted: 2026-09-02