Altera logo

Product Development Engineer

Altera
June 29, 2026
Full-time
On-site
San Jose, California, United States
$106,200 - $153,675 USD yearly
DFT Jobs, Level - Mid-Career

Job Title

Product Development Engineer

Role Summary

Join the Manufacturing Content Development Engineering Group to architect, develop, validate, and productize manufacturing test content for FPGAs. The role focuses on reset and configuration architectures, DFT strategies, test validation, and cross-team collaboration to ensure high outgoing part quality.

Experience Level

Mid-level β€” 5+ years industry experience.

Responsibilities

Primary responsibilities include developing and validating manufacturing test content, collaborating with design teams, and optimizing test time and yield.

  • Own manufacturing test content for FPGA reset and configuration architectures, including Secure Device Manager, configuration interfaces, reset controllers, boot flows, and related IP.
  • Design and implement DFT strategies using scan, ATPG, MBIST, IJTAG, boundary scan, and test compression to maximize fault coverage.
  • Perform pre-silicon test pattern simulation and validate test effectiveness prior to tape-out.
  • Collaborate with RTL, DFT, and design verification teams to ensure robust testability features are implemented early.
  • Analyze test results, debug silicon failures, and provide root-cause analysis.
  • Work with manufacturing and test teams to optimize test time, cost, and product quality.
  • Investigate early customer returns and drive test hole closure activities.
  • Reduce test time through fallout and test-time analysis to balance test coverage and product cost.

Requirements

Must-have technical skills and experience.

  • Experience in IC design and semiconductor manufacturing test processes, including fault grading and test yield enhancement.
  • Hands-on experience with FPGA reset, configuration, SDM, or DFX architectures.
  • Proficiency in DFT methodologies: scan chains, Memory BIST, ATPG, IJTAG/JTAG networks, and test compression.
  • Experience with RTL design, synthesis, and verification flows.
  • Scripting skills in Python, Perl, Tcl, or similar for test automation and analysis.
  • Strong debugging and root-cause analysis skills for silicon failures.
  • Understanding of digital and analog circuit fundamentals.

Nice-to-have:

  • Experience with pre-silicon test pattern simulation and fault grading tools.
  • Experience driving test-time optimization and working closely with manufacturing/test floors.
  • Familiarity with Secure Device Manager and boot flow validation.

Education Requirements

Bachelor's or Master's degree in Electrical Engineering or a related engineering field preferred. The posting specifies 5+ years of industry experience; equivalent practical experience will be considered.


About the Company

Company: Altera

Headquarters: Bengaluru, Karnataka, India

Altera provides leadership programmable solutions for applications ranging from cloud to edge, unveiling limitless AI possibilities. Their extensive product portfolio includes FPGAs, CPLDs, Intellectual Property, development tools, and System on Modules aimed at accelerating innovation in various fields.

Altera logo

Date Posted: 2026-06-26