Qorvo logo

Principal RFIC Design Engineer

Qorvo
July 29, 2026
Full-time
On-site
San Diego, California, United States
$148,100 - $192,500 USD yearly
ASIC Design Jobs, Level - Senior

Job Title

Principal RFIC Design Engineer

Role Summary

Lead design and delivery of RF/mixed-signal and mmWave integrated circuits in advanced silicon processes. Work with system engineers to translate system-level requirements into IC-level specifications and deliver first-pass silicon for RF front-end, beamforming and PLL subsystems.

Role includes hands-on circuit design, simulation and silicon bring-up, plus mentoring engineers and contributing to design process improvements.

Experience Level

Senior β€” professional level. Posting specifies approximately 10 years of IC design experience.

Responsibilities

Key responsibilities include:

  • Lead architecture, circuit design and simulation of RFIC blocks (PAs, LNAs, switches) in advanced silicon processes.
  • Translate system requirements into IC specifications and partitioning with system and package teams.
  • Design and verify analog and digital PLLs (PFDs, charge pumps, dividers, VCOs) and low-noise power supplies/LDOs.
  • Develop and execute verification plans including behavioral, analog, RF, AMS and basic Verilog/Verilog-A models.
  • Perform parasitic-aware design and EM analysis; assess packaging impacts on circuit performance.
  • Perform foundry/process trade studies and select appropriate processes for RFIC applications.
  • Lead silicon characterization, debugging, and performance optimization in lab bring-up.
  • Mentor and train other engineers; lead design reviews and define process improvements.

Requirements

Must-have skills and experience:

  • Proven RF/mixed-signal IC design experience in advanced silicon processes.
  • Deep knowledge of analog, RF and mmWave design techniques, including parasitic modeling.
  • Hands-on experience with front-end PA, LNA and switch circuit design.
  • Experience with PLL design and block-level expertise (PFD, charge pumps, dividers, VCOs).
  • Experience designing low-noise LDOs and power supply solutions for sensitive RF circuits.
  • Familiarity with verification methodologies for behavioral, analog/RF, AMS and use of Verilog/Verilog-A.
  • Experience in silicon characterization and debugging; track record of first-pass silicon success.
  • Ability to mentor engineers and drive design-process improvements.

Nice-to-have:

  • Experience with mmWave beamforming architectures and phase shifters/VGAs.
  • Practical EM analysis experience for packages and RF path modeling.
  • Broad knowledge of foundry process options for RFICs and process trade-study experience.

Education Requirements

Posting specifies MSEE or PhD (electrical engineering or related technical field). The role requires approximately 10 years of IC design experience.


About the Company

Company: Qorvo

Headquarters: Greensboro, NC, US

Qorvo supplies innovative semiconductor solutions that enhance connectivity and power for a variety of applications, including consumer electronics, automotive, and healthcare. With a focus on RF and power solutions, Qorvo combines technology leadership and global manufacturing to address complex challenges in fast-growing industries. Their commitment to excellence and innovation drives them to shape the future of wireless communications.

Qorvo logo

Date Posted: 2026-07-28