Skip to main content
Synopsys logo

Principal ASIC Digital Design Engineer - Verification

Synopsys
October 7, 2026
Full-time
On-site
Bengaluru, Karnataka, India
Verification Jobs, Level - Senior

Job Title

Principal ASIC Digital Design Engineer - Verification

Role Summary

Lead design and implementation of unified verification flows and scalable verification infrastructure for Synopsys digital IP and SoC projects. Serve on the Digital IP Verification Methodology center-of-excellence to define methodology, tools integration, and best practices used across global teams.

Experience Level

Senior - typically 10+ years of hands-on IP or SoC verification experience and a track record of leading technical initiatives.

Responsibilities

Primary responsibilities focus on architecting verification flows, building reusable infrastructure, and mentoring verification teams.

  • Architect and implement unified verification flows using VCS, Verdi, VMS Execution Manager, Verdi Planner (HVP), and VIPs.
  • Design and build scalable verification infrastructure for complex IP and SoC projects across distributed teams.
  • Define, document, and propagate verification methodologies and best practices organization-wide.
  • Lead and mentor verification engineers on UVM, SystemVerilog, flow optimization, and debugging strategies.
  • Drive technical initiatives from concept through deployment and adoption, managing high-impact assignments independently.
  • Collaborate with EDA tool development teams to influence product roadmaps and optimize verification workflows.
  • Troubleshoot verification processes, diagnose flow bottlenecks, and deliver sustainable solutions.

Requirements

Must-have technical skills and experience for immediate contribution.

  • Extensive hands-on experience in IP or SoC verification, with leadership on complex verification environments.
  • Deep expertise with Synopsys verification tools: VCS, Verdi, VMS Execution Manager, Verdi Planner (HVP), and Verification IP (VIP).
  • Strong programming and scripting skills: SystemVerilog, UVM, Tcl, and Python for automation and flow development.
  • Proven ability to architect verification flows and infrastructure from concept to production deployment.
  • Experience managing multiple technical projects independently and delivering on schedule.
  • Ability to document and communicate technical methodologies clearly across global, cross-functional teams.

Education Requirements

Bachelor's degree in Electronics, Electrical, or Computer Engineering. Advanced degrees (MS/PhD) in related fields are a plus.


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-10-04