Skip to main content
Cadence Design Systems logo

Intern, Design Enablement - AI for Smarter IP Design Workflows

Cadence Design Systems
September 16, 2026
Internship
On-site
Valbonne, France
Semiconductor IP Jobs, Level - Entry or Early Career

Job Title

Intern, Design Enablement - AI for Smarter IP Design Workflows

Role Summary

Six-month onsite internship with the Memory IP R&D team in Sophia Antipolis (Valbonne), France. The role focuses on applying AI to improve reporting, data analysis, visualization, and automation within semiconductor IP design workflows.

The intern will develop and validate AI-based prototypes, document results, and work with mentors to increase engineering productivity by reducing repetitive tasks and improving access to engineering information.

Experience Level

Entry-level internship intended for final-year engineering students. Duration: 6 months. No prior AI expertise required; motivated learners preferred.

Responsibilities

Primary tasks and expected deliverables:

  • Investigate how AI can improve IP design workflows, reports, logs, and validation results.
  • Analyze engineering data to identify opportunities for automation and better visualization.
  • Develop software prototypes using Python and AI technologies.
  • Validate solutions on real engineering use cases and measure impact against success criteria.
  • Document approaches, results, and recommendations; present findings to the engineering team.
  • Collaborate with engineers and mentors to refine solutions and collect user feedback.

Requirements

Core and preferred skills for the role:

  • Must-have: Curiosity about AI, strong problem-solving mindset, attention to detail, and good communication and teamwork skills.
  • Must-have: Basic programming ability; Python experience is a plus.
  • Must-have: Ability to analyze engineering reports/data and translate findings into prototype solutions.
  • Nice-to-have: Exposure to data analysis or software development.
  • Nice-to-have: Interest in semiconductor technologies or engineering workflows.

Education Requirements

Final-year engineering student (pursuing a Bachelor's-level engineering degree or equivalent) in software, electronics, data science, AI, or another engineering/technical field. Equivalent practical experience or related backgrounds are encouraged.


About the Company

Company: Cadence Design Systems

Headquarters: San Jose, California, USA

Cadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property for designing advanced semiconductor chips. With over 25 years in the industry, Cadence is known for its innovative technology solutions and has been recognized by Fortune Magazine as one of the 100 Best Companies to Work For. The company is dedicated to solving complex technical challenges in order to enable customers to create revolutionary products and experiences.

Cadence Design Systems logo

Date Posted: 2026-09-16