Skip to main content
Microchip logo

Engineer II - CAD

Microchip
October 13, 2026
Full-time
On-site
Bengaluru, Karnataka, India
EDA Jobs, Level - Mid-Career

Job Title

Engineer II - CAD

Role Summary

The CAD engineer will provide EDA support and develop next-generation ASIC design flows and methodology. The role focuses on building automated, robust flows and tools for synthesis, verification, and timing closure while collaborating with global product and EDA vendor teams.

Experience Level

Mid-level. 2 to 8 years of relevant experience.

Responsibilities

Primary responsibilities include developing and automating CAD flows, supporting EDA toolsets, and working with vendors and internal teams to resolve tool and flow issues.

  • Develop and maintain RTL-to-GDS design flows covering synthesis, formal verification, and timing closure.
  • Design, benchmark, and deploy automated flows for logic synthesis, hierarchical optimization, physical synthesis, and sign-off timing.
  • Write and optimize robust, scalable automation scripts (Tcl, Python) and timing-tracking tools to reduce turnaround time.
  • Build and optimize front-end flows incorporating logical/physical synthesis and equivalence checking (LEC) and formal verification.
  • Standardize and automate validation of Synopsys Design Constraints (SDC) across functional and test modes.
  • Evaluate and leverage AI-driven EDA capabilities for PPA exploration and timing closure optimization.
  • Partner with EDA vendors to test new features, troubleshoot tool failures, and adapt flows for advanced process nodes.
  • Document flows and communicate technical findings to engineering teams and stakeholders.

Requirements

Must-have technical skills and experience.

  • Solid knowledge of RTL design flows through synthesis, formal verification, and timing closure.
  • Strong scripting skills in Tcl and Python for automation and data tracking.
  • Experience with synthesis, timing analysis, and equivalence checking.
  • Hands-on experience with one or more toolsets: Synopsys Fusion Compiler, Design Compiler, PrimeTime; Cadence Genus, Tempus, Innovus.
  • Ability to collaborate with EDA vendors and debug tool issues.
  • Strong verbal and written communication skills.
  • Willingness to travel up to 25%.

Education Requirements

B.E. / B.Tech / M.E. / M.Tech in Electronics, Electronics & Communication (ECE), Computer Science, VLSI, or a related technical field.


About the Company

Company: Microchip

Headquarters: Chandler, Arizona, USA

Microchip is a leading semiconductor company focused on developing innovative solutions to enhance the human experience. With a commitment to empowering innovation, Microchip prioritizes the value of its employees by fostering a culture that supports their growth and contributions.

Microchip logo

Date Posted: 2026-10-13