Skip to main content
Cadence Design Systems logo

DSP Hardware Design Engineer

Cadence Design Systems
August 27, 2026
Full-time
On-site
San Jose, California, United States
$136,500 - $253,500 USD yearly
RTL Design Jobs, Level - Mid-Career

Job Title

DSP Hardware Design Engineer

Role Summary

Design and implement DSP and CPU hardware components, including datapath and control logic, for processors and hardware accelerators. Collaborate with architecture, verification, software, and EDA teams to deliver production silicon.

California annual salary range: $136,500 to $253,500; compensation may also include bonus, equity, and benefits.

Experience Level

Mid-level β€” requires 5+ years of relevant CPU or DSP design experience.

Responsibilities

Primary responsibilities focus on RTL design, integration, and delivery of DSP hardware.

  • Architect, micro-architect, and develop RTL for DSP/CPU datapath and pipeline components.
  • Implement and review Verilog/SystemVerilog code for synthesis, simulation, and tape-out readiness.
  • Work with verification, software, and EDA teams to integrate and validate designs.
  • Optimize logic for performance, area, and power; support timing closure and sign-off activities.
  • Develop and maintain scripts and automation for design and verification flows (Perl and other scripting languages).
  • Produce design documentation, participate in design reviews, and support bring-up and post-silicon validation as needed.

Requirements

Must-have technical skills and experience:

  • Proven logic design experience demonstrated by successful CPU, DSP, NPU, or hardware accelerator implementations and tape-outs.
  • Strong Verilog/SystemVerilog skills and familiarity with common EDA implementation, simulation, and verification tools.
  • Solid understanding of computer architecture and pipeline design.
  • Proficient in scripting languages; strong knowledge of Perl required.
  • Effective written and verbal communication skills; self-starter able to work independently and in cross-functional teams.

Nice-to-have:

  • Data-path component design experience.
  • Experience with AI-native logic design, analysis, or optimization workflows.
  • Assembly language programming experience.
  • Familiarity with DSP algorithms in audio, speech, image, video, or communications domains.
  • Understanding of C/C++ compilers.

Education Requirements

MS in Electrical Engineering or Computer Engineering is specified; the posting requires an MS in EE/Computer Engineering plus 5+ years of relevant CPU or DSP design experience.


About the Company

Company: Cadence Design Systems

Headquarters: San Jose, California, USA

Cadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property for designing advanced semiconductor chips. With over 25 years in the industry, Cadence is known for its innovative technology solutions and has been recognized by Fortune Magazine as one of the 100 Best Companies to Work For. The company is dedicated to solving complex technical challenges in order to enable customers to create revolutionary products and experiences.

Cadence Design Systems logo

Date Posted: 2026-08-26