Cadence Design Systems logo

Design Engineering Architect

Cadence Design Systems
June 05, 2026
Full-time
On-site
Bengaluru, Karnataka, India
Semiconductor IP Jobs, Level - Senior

Job Title

Design Engineering Architect

Role Summary

Senior analog/mixed-signal design role on a die-to-die product development team focused on high-speed D2D and SERDES products. The engineer will take designs from specification through verification and work with layout, test, and global engineering teams.

Experience Level

Senior-level. The posting requests a minimum of 8 years of CMOS design experience.

Responsibilities

Work on analog/mixed-signal IC circuit blocks and SERDES products at advanced process nodes and industry-standard data rates.

  • Design high-speed D2D and SERDES products at industry data rates on leading-edge nodes (example: 3nm FinFET).
  • Develop analog/mixed-signal circuits from concept/specification through final verification against customer requirements.
  • Collaborate with layout engineers on IC circuit blocks and PMA (physical media attachment) sections.
  • Coordinate with technical team leads on circuit design and SERDES architecture decisions.
  • Work with global teams across time zones (including US West and East Coasts) and support cross-site integration.

Requirements

Core qualifications and preferred skills for successful candidates.

  • Must-have: Minimum of 8 years of CMOS design experience, preferably in CMOS SERDES or high-speed I/O IC design.
  • Must-have: Strong understanding of jitter and signal equalization techniques.
  • Must-have: Design experience with SERDES circuit blocks such as Driver, Receiver, Serializer/Deserializer, Phase Interpolator, low-jitter PLL, high-speed clock distribution, bias/bandgap, and voltage regulators.
  • Must-have: Proficiency using CAD tools for circuit simulation, layout, and physical verification.
  • Must-have: Excellent problem-solving skills, analog design aptitude, and effective team communication.
  • Nice-to-have: Experience with Cadence tools.
  • Nice-to-have: Design experience above 10 Gbps and on process nodes smaller than 16 nm.
  • Nice-to-have: Lab test and silicon evaluation experience.

Education Requirements

Degree required: BEng, MEng, or PhD, or equivalent practical experience.


About the Company

Company: Cadence Design Systems

Headquarters: San Jose, California, USA

Cadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property for designing advanced semiconductor chips. With over 25 years in the industry, Cadence is known for its innovative technology solutions and has been recognized by Fortune Magazine as one of the 100 Best Companies to Work For. The company is dedicated to solving complex technical challenges in order to enable customers to create revolutionary products and experiences.

Cadence Design Systems logo

Date Posted: 2026-06-05