Skip to main content
Hewlett Packard Enterprise logo

ASIC Verification/Design Engineering Intern

Hewlett Packard Enterprise
October 13, 2026
Internship
Remote friendly (Roseville, California, United States)
Worldwide
$35 - $41 USD hourly
Verification Jobs, Level - Entry or Early Career

Job Title

ASIC Verification/Design Engineering Intern

Role Summary

Intern on the HPE Aruba ASIC development team contributing to next-generation networking ASIC projects. The role involves a summer project used in development and close collaboration with senior ASIC/VLSI engineers.

Work may include RTL/physical design tasks, pre- and post-silicon verification, formal verification, scripting/tool development, and documentation. Role is hybrid with an average of 2 days per week onsite.

Experience Level

Entry-level intern. Candidates should be at least third-year engineering students (expected degree completion December 2027 or May 2028).

Responsibilities

Typical responsibilities during the internship (final assignment depends on skills and business needs):

  • Execute a defined summer project that contributes to ASIC development.
  • Develop or review RTL/physical design components.
  • Perform pre-silicon and post-silicon verification tasks and help with formal verification.
  • Create and maintain scripts/tools to support development and verification flows.
  • Prepare schedule breakdowns, documentation, and technical reports.
  • Collaborate with senior engineers and cross-functional teams to integrate results.

Requirements

Key technical skills and personal attributes expected for the role.

  • Experience with scripting languages such as Python, PERL, or TCL (must-have).
  • Familiarity with hardware design and Verilog (must-have).
  • Experience programming in C or C++ (must-have).
  • Strong problem-solving, time management, and communication skills (must-have).
  • Collaborative, solution-focused mindset and ability to meet deadlines (must-have).

Nice-to-have:

  • Experience with formal verification, pre-/post-silicon verification flows, or RTL/physical design toolchains.
  • Experience developing verification or automation tools and use of AI tools to support engineering tasks.

Education Requirements

Must be currently enrolled in a 4-year college/university pursuing a degree in Computer Engineering, Computer Science, Electrical Engineering or equivalent; at least third-year engineering coursework completed. Expected degree completion December 2027 or May 2028. Equivalent practical experience or comparable academic background is acceptable where indicated.


About the Company

Company: Hewlett Packard Enterprise

Headquarters: Spring, TX, United States

Global enterprise technology company delivering hybrid cloud, edge-to-cloud platforms, servers, storage, networking, and IT services to help organizations build, run, and secure applications and infrastructure at scale.

Hewlett Packard Enterprise logo

Date Posted: 2026-10-09