Skip to main content
Synopsys logo

ASIC Digital Design Senior Engineer

Synopsys
November 2, 2026
Full-time
On-site
Bengaluru, Karnataka, India
Verification Jobs, Level - Senior

Job Title

ASIC Digital Design Senior Engineer

Role Summary

Work on formal and digital verification of ASIC designs as part of a Synopsys engineering team focused on formal verification methodology and IP/EDA quality. The role emphasizes writing assertions, validating designs to catch corner-case bugs before tapeout, and automating verification flows.

Experience Level

Entry-level / Early-career - 0 to 2 years of experience (internships, projects, and coursework count). Fresh master’s graduates (2026) are expected candidates.

Responsibilities

Primary responsibilities include:

  • Learn and apply formal verification methodology on live projects under guidance from experienced engineers.
  • Develop and execute validation plans and verification tasks for design blocks.
  • Write and refine SystemVerilog Assertions (SVA) to capture design intent and find edge-case failures.
  • Debug RTL logic issues and perform root-cause analysis for functional failures.
  • Script and automate verification flows using Python, Perl, or Tcl in Unix/Linux environments.
  • Contribute insights to improve verification tools, flows, and overall IP quality.
  • Collaborate with cross-functional teams to accelerate verification closure before tapeout.

Requirements

Must-have skills and practical experience:

  • 0–2 years of relevant digital design or verification experience (including internships, projects, coursework).
  • Hands-on experience with Verilog or SystemVerilog.
  • Solid understanding of computer architecture and digital design fundamentals (state machines, pipelining, timing).
  • Proficiency in at least one scripting language: Python, Perl, or Tcl; comfortable in Unix/Linux.
  • Familiarity with formal verification tools, assertion languages, or model checking is a strong plus.
  • Strong debugging, attention to detail, and clear communication skills when reporting findings.

Education Requirements

Master's degree in Electronics, Electrical, Instrumentation, or a related engineering discipline is specified; 2026 fresh Master's graduates are expected. Relevant coursework or project work in VLSI, digital design, or verification is required.


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-10-29