Skip to main content
Broadcom logo

ASIC Design - Floorplan Engineer

Broadcom
November 2, 2026
Full-time
On-site
Fort Collins, Colorado, United States
Physical Design Jobs, Level - Senior

Job Title

ASIC Design - Floorplan Engineer

Role Summary

Member of the Custom Silicon Design Team in Fort Collins responsible for chip-level physical architecture and integration of advanced CMOS ASICs for AI, networking, computing, and storage. Focus areas include top-level floorplanning, macro placement, power and clock distribution, and integration from concept through production for high-frequency designs on advanced process nodes.

Experience Level

Senior role. See Education Requirements for specified years of experience.

Responsibilities

Accountable for defining and executing top-level physical design to meet performance, power and area goals and to ensure tapeout readiness.

  • Define and optimize top-level floorplan: die size estimation, hierarchy, and partitioning.
  • Drive macro placement, power grid design, clock distribution planning, pin placement, and feedthrough optimization.
  • Lead top-level timing closure, congestion analysis, and ECO implementation.
  • Collaborate with RTL, timing, packaging, and block owners to converge block-level to top-level designs.
  • Provide guidance on block P&R, timing closure, physical verification, and IR/EM analysis to achieve signoff-quality results.
  • Support cross-functional integration and contribute to design flow automation and methodology development.
  • Mentor engineers and provide technical leadership on integration activities.

Requirements

Core technical and interpersonal requirements. Degrees and required years of experience are listed in Education Requirements below.

  • Strong foundation in VLSI design principles and ASIC physical design fundamentals.
  • Demonstrated floorplanning, die partitioning, and hierarchical design experience.
  • Working knowledge of PLLs, clock networks, power delivery, and timing-critical structures.
  • Proven ability to drive PPA optimization through layout and planning strategies.
  • Proficiency with TCL scripting and Linux environments (required).
  • Experience with Cadence or equivalent physical design tools (highly desirable).
  • Proficiency in Python, Perl, or Ruby (preferred).
  • Excellent communication, organization, problem-solving skills, and ability to work across global teams and time zones.

Education Requirements

BS in Electrical or Computer Engineering with 12+ years of relevant experience, or MS in Electrical or Computer Engineering with 10+ years of relevant experience.


About the Company

Company: Broadcom

Headquarters: Irvine, California, United States

Broadcom is a global technology leader that designs, develops, and supplies a wide range of semiconductor and infrastructure software solutions. The company is known for its innovations in wireless and broadband communications, enabling a connected world.

Broadcom logo

Date Posted: 2026-10-30