Renesas logo

Analog Mix Signal Systems Modeling Architect

Renesas
July 21, 2026
Full-time
On-site
Austin, Texas, United States
Verification Jobs, Level - Senior

Job Title

Analog Mix Signal Systems Modeling Architect

Role Summary

Define, model, and validate mixed-signal power-delivery system architectures for AI, datacenter, and high-performance computing applications. Provide cross-functional technical leadership to translate product and customer requirements into executable system models that guide analog, digital, firmware, verification, validation, applications, and software teams.

Experience Level

Senior β€” requires 10+ years of relevant semiconductor or power-management system development experience.

Responsibilities

Primary responsibilities include developing executable system models, defining mixed-signal interfaces, and producing model-based evidence to inform architectural decisions and verification activities.

  • Own and evolve executable mixed-signal system models for digital multiphase controllers and related power-management products.
  • Define system-level behavior for sensing paths, telemetry, ADC/DAC/PWM interfaces, compensation, loop behavior, latency, quantization, noise, operating limits, and corner conditions.
  • Translate product requirements and customer use cases into architectural constraints and model-based tradeoffs.
  • Define mixed-signal interface contracts between systems, analog, digital, firmware, verification, validation, applications, and tools teams.
  • Establish timing, accuracy, observability, and correlation expectations for analog and mixed-signal interfaces.
  • Create architectural tests, reference scenarios, and model-based evidence that validate sequencing, cross-domain interactions, and system behavior before implementation.
  • Collaborate with analog designers to ensure circuit-level implementation aligns with system intent without owning block-level analog closure.
  • Support reusable modeling and data workflows for traceability and easier validation across product generations.

Requirements

Must-have technical skills and experience:

  • 10+ years in semiconductor product development, power management, mixed-signal ICs, analog/mixed-signal architecture, or system architecture.
  • Strong understanding of ADCs, DACs, amplifiers, references, sensing paths, timing circuits, PWM paths, and power stages.
  • System-level modeling experience using behavioral/real-number models with MATLAB, Python, SIMPLIS, Verilog-AMS, SystemVerilog RNM, or equivalent environments.
  • Ability to reason across analog, digital, firmware, validation, application, and customer-facing behavior.
  • Proven ability to define testable system requirements, architectural tradeoffs, and evidence for technical decisions.

Nice-to-have:

  • Experience with digital multiphase controllers, DC/DC converters, voltage regulators, or high-current datacenter power applications.
  • Deep knowledge of control-loop behavior, stability, compensation, latency, quantization, noise, and model-to-silicon correlation.
  • Experience with automation, scripting, data analysis, structured engineering data, or AI-assisted engineering workflows.
  • Experience presenting complex cross-domain technical issues to senior technical and leadership audiences.

Education Requirements

Required: Bachelor's degree in Electrical Engineering or a related technical discipline. Preferred: Master's degree or PhD in Electrical Engineering, Power Electronics, Control Systems, Mixed-Signal Design, or a related discipline. Equivalent practical experience may be considered.


About the Company

Company: Renesas

Headquarters: Hitachinaka, Japan

Renesas is a global leader in embedded semiconductor solutions, providing high-quality products across automotive, industrial, infrastructure, and IoT sectors. With over 22,000 employees in more than 30 countries, the company focuses on scalable solutions that enhance user experience and drive innovation while committed to sustainability and energy efficiency.

Renesas logo

Date Posted: 2026-06-24