Skip to main content
Marvell Technology logo

Analog Design Intern

Marvell Technology
October 7, 2026
Internship
On-site
Santa Clara, California, United States
$38 - $76 USD hourly
Device Engineering Jobs, Level - Entry or Early Career

Job Title

Analog Design Intern

Role Summary

Member of the Central Engineering analog team responsible for transistor-level circuit design used across multiple product groups. Work spans schematic design, simulation, handoff to layout, and verification through tape-out and production.

Primary tools include Cadence and other IC CAD tools; you will iterate designs with senior engineers and attend regular design reviews.

Experience Level

Entry-level (Intern). Position is for approved interns for the 2027 calendar year; no specific years of prior work experience specified.

Responsibilities

Typical responsibilities for this internship include:

  • Design and implement transistor-level analog/datasheet circuits or improve existing blocks.
  • Create and run simulations to evaluate performance metrics and iterate designs.
  • Perform circuit analysis and prepare blocks for layout; validate post-layout behavior.
  • Work with layout engineers, run regression simulations, and debug silicon results.
  • Participate in weekly team meetings and detailed design reviews with senior designers and managers.
  • Document design choices, test plans, and simulation results.

Requirements

Must-have skills and conditions:

  • Practical experience or coursework in analog transistor-level circuit design and analysis.
  • Familiarity with Cadence or equivalent IC design and simulation tools.
  • Ability to run and interpret circuit simulations and debug design issues.
  • Effective communication and ability to work in a small team with senior engineers.
  • Must be eligible to access export-controlled technology; candidates outside certain immigration statuses may require an export license review.

Nice-to-have:

  • Prior internship or project experience in mixed-signal/analog IC design.
  • Experience with layout review and post-layout simulation.

Education Requirements

The posting references PhD candidates (additional compensation may be available). No other specific degree levels, fields of study, certifications, or equivalent-experience language are stated.


About the Company

Company: Marvell Technology

Headquarters: Santa Clara, California, United States

Marvell’s semiconductor solutions serve as essential building blocks of the data infrastructure connecting our world, driving innovation across enterprise, cloud, AI, and carrier architectures. The company focuses on creating transformative technology that shapes the future.

Marvell Technology logo

Date Posted: 2026-10-05