Synthesis Engineer ASIC Positions: Browse Openings Now
Synthesis engineers sit at the seam between RTL code and silicon. They take behavioral Verilog or SystemVerilog, compile it through Synopsys Design Compiler or Cadence Genus, and deliver a technology-mapped gate-level netlist the PnR team can execute on. The quality of that netlist directly determines how much headroom the physical design team has for timing closure.
Beyond running a compile script, the job involves SDC constraint authorship, QoR optimization through compile strategies and directive tuning, RTL feedback to designers on coding styles that hurt synthesis, and preparation of gate-level netlists for pre-silicon emulation and verification sign-off. Staff-level roles add synthesis methodology ownership: maintaining scripts, reference flows, and QoR tracking infrastructure across multiple blocks or chips.
Physical synthesis variants, DC-Topo and Genus iSpatial, extend synthesis into placement-aware netlist optimization before PnR handoff. Familiarity with physical synthesis is a real differentiator for senior and staff candidates, particularly at companies running tight tapeout schedules on advanced nodes.
Companies across mobile SoC (Qualcomm, MediaTek), AI accelerators (Nvidia, a range of startups), and data center chips (Intel, AMD, Marvell) all carry synthesis engineering headcount. The role exists at essentially every fabless company with an in-house physical design team. Arm and Broadcom also hire synthesis engineers for IP and networking products respectively.
Mid-level synthesis engineers earn $140K–$190K total compensation. Staff-level roles at Nvidia, Apple Silicon, or Qualcomm targeting 5nm and below push past that range. See the semiconductor salary guide for a breakdown by level and geography.
RTL design positions sit upstream; STA engineer roles sit downstream. Synthesis engineers communicate with both teams throughout the tapeout cycle, acting as the bridge that translates RTL intent into a physically realizable netlist.
Save a search on semidesignjobs.com for synthesis engineer ASIC positions filtered by process node and tool, and you will get an email when new roles open.
FAQ
What tools are required for synthesis engineer ASIC positions?
Synopsys Design Compiler and Cadence Genus are the two dominant logic synthesis tools. Physical synthesis variants, DC-Topo and Genus iSpatial, add timing-driven netlist optimization before place-and-route. Familiarity with physical synthesis variants is a strong differentiator for senior candidates.
What is QoR and why does it matter in synthesis engineer ASIC positions?
QoR (quality of results) covers the key synthesis output metrics: timing slack, area, and power. Synthesis engineers optimize QoR through constraint tuning, compile directive choices, and RTL feedback. A better netlist going into PnR means less ECO churn and faster sign-off.
How does synthesis engineering relate to RTL design?
RTL designers write behavioral hardware code; synthesis engineers compile that code into a technology-mapped gate-level netlist. Close collaboration is essential because synthesis engineers identify RTL coding patterns that degrade QoR and feed that guidance back to the design team before tapeout pressure builds.