Job Title
Staff Subsystem Verification Engineer
Role Summary
Lead verification of complex SoC subsystems and drive verification programs from planning through closure. Work with architecture, design, firmware, emulation, FPGA, validation, and post-silicon teams to deliver reusable verification solutions and ensure subsystem quality.
Experience Level
Senior β 10+ years of IP or subsystem verification experience.
Responsibilities
Primary responsibilities include planning, implementing, and closing verification for subsystem-level designs and integrations.
- Define and execute verification strategies for subsystem designs and IP integration.
- Verify interconnects, memory interfaces, peripherals, power management, and software-visible features.
- Validate functionality under functional, integration, stress, and performance scenarios.
- Own verification deliverables, schedules, and quality through verification closure.
- Architect, build, and maintain reusable verification environments, VIPs, methodologies, and automation.
- Develop verification plans, test cases, and coverage-closure strategies; drive functional, code, toggle, assertion, and coverage closure.
- Debug RTL, testbench, integration, and system-level issues.
- Leverage scripting, automation, and AI-assisted workflows to improve productivity.
Requirements
Must-have skills and experience to perform the role; desired skills are listed after must-haves.
-
Must-have: 10+ years of IP or subsystem verification experience.
-
Must-have: Strong practical experience with Verilog, SystemVerilog, UVM, and modern verification methodologies.
-
Must-have: Understanding of subsystem architecture, integration, AMBA protocols, and memory hierarchy.
-
Must-have: Experience with RTL/testbench debugging, coverage closure, and verification flows.
-
Must-have: Experience with C/C++ and scripting for verification automation.
-
Must-have: Strong analytical, communication, and cross-team collaboration skills.
-
Nice-to-have: Experience verifying multimedia, security, PCIe, networking, storage, or memory subsystems.
-
Nice-to-have: Experience with UPF, formal verification, emulation, FPGA, gate-level simulation, reusable VIPs, or AI-assisted verification.
-
Nice-to-have: Knowledge of Arm architecture and AMBA protocols (if not already listed above).
Education Requirements
Bachelor's or Master's degree in a relevant engineering discipline (electrical, electronics, computer engineering, computer science or similar) is specified in the posting.
About the Company
Company: Arm
Headquarters: Cambridge, United Kingdom
ARM is a global leader in semiconductor and software design, driving innovation in computing technology. The company specializes in designing processors and systems that provide the essential building blocks for electronic devices. ARM's architecture is widely used in smartphones, servers, and IoT devices, and its collaborative culture fosters bold thinking, diversity, and high-impact benefits for its talented workforce.

Date Posted: 2026-08-11