Skip to main content
Synopsys logo

Staff Engineer, Design Verification - High-Speed Interface IP

Synopsys
October 20, 2026
Full-time
On-site
Noida, Uttar Pradesh, India
Verification Jobs, Level - Senior

Job Title

Staff Engineer, Design Verification - High-Speed Interface IP

Role Summary

Lead verification activities for high-speed interface ASIC and digital IP. Develop verification strategies and environments, verify protocol implementations (notably PCI/PCIe and USB), debug failures, and collaborate with RTL design teams to drive verification to closure.

Work as part of a digital engineering team delivering robust high-speed interface technologies and semiconductor IP.

Experience Level

Senior - approximately 5–6 years of relevant ASIC/digital verification experience.

Responsibilities

Primary responsibilities include:

  • Define and execute verification strategies and test plans for complex digital/IP designs.
  • Build, enhance, and maintain verification environments and testbenches for high-speed protocols.
  • Create test cases, stimulus, checkers, and coverage models to meet verification objectives.
  • Verify functionality of designs implementing high-speed protocols (particularly PCI/PCIe and USB).
  • Debug simulation failures, analyze waveforms and logs, and collaborate with RTL engineers to resolve issues.
  • Perform functional and code coverage analysis and drive verification toward closure.
  • Participate in design and verification reviews and improve verification quality and efficiency.
  • Own assigned verification areas from planning through final verification closure.

Requirements

Must-have skills and experience:

  • Approximately 5–6 years of ASIC/digital verification experience.
  • Strong knowledge of digital verification concepts, test planning, and coverage analysis.
  • Hands-on experience verifying high-speed protocols/interfaces.
  • Experience with PCI/PCIe and/or USB; USB experience highly preferred.
  • Experience developing and maintaining verification environments for complex RTL designs.
  • Strong debugging and problem-solving skills for RTL and verification-environment issues.
  • Ability to work collaboratively with design and verification teams and take ownership of verification delivery.

Nice-to-have:

  • Prior experience in ASIC IP verification or high-speed interface products.

Education Requirements

Not specified.


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-10-13