Synopsys logo

Staff Engineer, C/C++ Data Structures & Algorithms — RTL Compiler

Synopsys
May 06, 2026
Full-time
On-site
Bengaluru, Karnataka, India
EDA Jobs, Level - Senior

Job Title

Staff Engineer, C/C++ Data Structures & Algorithms — RTL Compiler

Role Summary

Develop and maintain the RTL compiler stage of FPGA implementation and prototyping tools, focusing on high-performance data structures, graph algorithms, and compiler infrastructure implemented in C and C++.

This role is part of an engineering team responsible for improving runtime, memory use, and reliability of EDA flows used for FPGA prototyping and digital design automation.

Experience Level

Senior — at least 5 years of relevant experience working on large-scale EDA or compiler-oriented software systems.

Responsibilities

Primary responsibilities include design, implementation, and maintenance of compiler components and algorithms supporting RTL flows.

  • Design, develop, troubleshoot, and maintain large-scale C/C++ systems for the RTL compiler stage of FPGA implementation and prototyping tools.
  • Design and optimize data structures and graph algorithms for high-performance EDA workflows.
  • Write clear requirement and functional specifications for new features and system improvements.
  • Integrate static analysis, memory/runtime profiling, code coverage, and unit testing into development workflows.
  • Collaborate with CAE and support teams to plan tests and resolve customer issues impacting flows and tapeouts.
  • Maintain and enhance existing features while managing legacy code stewardship.

Requirements

Must-have technical skills and experience; nice-to-have items listed separately.

  • Must-have: 5+ years developing and maintaining large EDA or compiler-related software systems.
  • Must-have: Strong C and C++ programming experience on Windows and Unix/Linux.
  • Must-have: Deep expertise in data structures, graph algorithms, parsing, elaboration, control- and data-flow analysis, and logic synthesis.
  • Must-have: Strong knowledge of Verilog and VHDL and digital logic design.
  • Must-have: Experience working in large, multi-component codebases and debugging subtle issues in production flows.
  • Nice-to-have: Familiarity with profiling tools, code coverage tooling, and unit testing frameworks.
  • Nice-to-have: Experience collaborating with CAE teams and providing customer-facing issue resolution.

Education Requirements

B.Tech or M.Tech in Computer Science or Electrical Engineering from a reputed institute.


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-05-03