Skip to main content
Marvell Technology logo

SRAM Circuit Design Intern, MS - Summer 2027

Marvell Technology
September 19, 2026
Internship
On-site
Burlington, Vermont, United States
$35 - $69 USD hourly
Device Engineering Jobs, Level - Entry or Early Career

Job Title

SRAM Circuit Design Intern, MS - Summer 2027

Role Summary

Join Marvell's Central Engineering Foundational IP team in Burlington, VT to design, verify, and characterize high-performance SRAM for advanced ASICs. Work on custom SRAM compilers, hardware security IP, and related software while collaborating with experienced engineers on silicon delivered at scale.

Experience Level

Entry-level (internship). This position is for a graduate student (Master's level) currently enrolled in a relevant engineering program.

Responsibilities

Key tasks you will perform during the internship include:

  • Design and implement custom digital circuits with focus on Power, Performance, and Area (PPA).
  • Perform schematic entry and circuit simulation using Cadence Virtuoso and Spectre/MDL.
  • Develop and run verification testbenches (Verilog, VHDL) and generate test patterns.
  • Analyze circuit behavior across Process, Voltage and Temperature (PVT) corners; perform statistical analysis.
  • Automate data processing and visualization using scripting (Perl, Python, Copilot).
  • Debug waveforms, summarize results, and present findings to stakeholders.

Requirements

Must-have technical skills and attributes for success in this role.

  • Experience with digital or analog circuit simulation and verification tools (e.g., Spectre, Verilog/VHDL).
  • Proficiency in scripting for data processing and automation (Python, Perl, or similar).
  • Ability to analyze and interpret PVT variation and statistical circuit behavior.
  • Good written and verbal communication; able to document and present technical results.
  • Comfort working independently with regular team check-ins.

Nice-to-have:

  • Familiarity with Unix/Linux environments.
  • Prior exposure to Cadence design tools and Virtuoso schematic entry.
  • Understanding of memory (SRAM) circuit design and microarchitecture.

Education Requirements

Currently pursuing a Master’s degree in Electrical Engineering or a related field with an expected graduation between Fall 2027 and Summer 2028. (Equivalent technical education or relevant practical experience not explicitly stated.)


About the Company

Company: Marvell Technology

Headquarters: Santa Clara, California, United States

Marvell’s semiconductor solutions serve as essential building blocks of the data infrastructure connecting our world, driving innovation across enterprise, cloud, AI, and carrier architectures. The company focuses on creating transformative technology that shapes the future.

Marvell Technology logo

Date Posted: 2026-09-18