Synopsys logo

Sr. Staff ASIC Digital Design Engineer

Synopsys
June 24, 2026
Full-time
On-site
Bengaluru, Karnataka, India
RTL Design Jobs, Level - Senior

Job Title

Sr. Staff ASIC Digital Design Engineer

Role Summary

Join the LPDDR PHY IP digital design team to lead architecture, implementation, and productization of digital PHY logic for LPDDR memory interfaces. Work across verification, timing, DFT, power, and customer integration to deliver production-ready IP.

Experience Level

Senior β€” minimum 8 years of relevant ASIC/digital design experience as stated in the posting.

Responsibilities

Key responsibilities include design, verification collaboration, and release of LPDDR PHY digital IP.

  • Define micro-architecture and implement synthesizable Verilog/SystemVerilog for PHY digital blocks.
  • Perform simulation, functional analysis, and debugging in collaboration with Verification, Timing, DFT, and Power teams.
  • Investigate and resolve lint, CDC/RDC, DFT, timing closure, and power issues.
  • Maintain and improve design automation, flows, and processes.
  • Provide integration-level customer support for SoC use of the PHY IP.
  • Lead technical reviews and mentor junior engineers as needed.

Requirements

Must-have technical skills and experience; optional items are listed where noted.

  • 8+ years experience in complex ASIC/digital development (experience requirement repeated for clarity).
  • Strong knowledge of synthesizable Verilog and SystemVerilog design and coding practices.
  • Experience with front-end flows: linting, synthesis, timing investigation and closure, cross-domain clocking, DFT, and power optimization techniques.
  • Experience debugging CDC, timing, lint, DFT, and power issues in physical design flows.
  • Experience with simulation and analysis tools and methodologies; ability to collaborate with verification and timing engineers.
  • Good verbal and written communication skills; self-motivated and able to work in a global team.
  • Nice-to-have: understanding of memory and memory PHY architecture.

Education Requirements

Bachelor's degree (BS) in Electrical Engineering is required as stated; posting specifies a minimum of 8 years of relevant technical experience.


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-06-15