Skip to main content
Cadence Design Systems logo

Sr Principal Design Engineer

Cadence Design Systems
September 22, 2026
Full-time
On-site
Seoul, KR
Physical Design Jobs, Level - Senior

Job Title

Sr Principal Design Engineer

Role Summary

Senior application engineer focused on physical implementation for ASIC projects at Cadence Korea. The role drives floorplanning, P&R, timing closure, signoff, and related methodology for advanced-node, low-power and high-speed designs.

Work includes hands-on implementation, leading or participating in next-generation physical design flows, and close collaboration with RTL teams to ensure successful tapeouts.

Experience Level

Senior - typically 15+ years of experience in ASIC physical design and implementation.

Responsibilities

Primary technical and leadership responsibilities for physical design implementation and flow development.

  • Perform end-to-end physical implementation: floor planning, power grid design, placement and routing.
  • Clock tree synthesis and timing closure; static timing analysis and timing signoff.
  • Power and signal integrity analysis and signoff, including EM/IR and IR-drop analysis.
  • Physical verification: DRC, LVS, antenna checks, and DFM closure.
  • Participate in or lead methodology and flow development for next-generation physical design.
  • Work on challenging low-power and high-speed designs at advanced technology nodes.
  • Collaborate closely with RTL designers to coordinate design handoff and tapeout readiness.
  • Verify, test, and characterize designs as required; take ownership of technical tasks.

Requirements

Must-have technical skills and working behaviors for the role.

  • 15+ years' experience with ASIC design flow, hierarchical physical design strategies, and deep sub-micron technology issues.
  • Strong knowledge of low-power design techniques, DFT, static timing analysis and closure.
  • Experience with data skew balancing, duty-cycle adjustment, crosstalk analysis, and formal verification methods.
  • Expertise in physical verification, DFM practices, placement & routing, and signoff flows (EM/IR, timing, signal integrity).
  • Ability to assume responsibility for a variety of technical tasks and work independently.
  • Hands-on at all design levels with capability to verify, test, and characterize own work.
  • Self-motivated, team-oriented, and effective English communication skills.

Education Requirements

Not specified.


About the Company

Company: Cadence Design Systems

Headquarters: San Jose, California, USA

Cadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property for designing advanced semiconductor chips. With over 25 years in the industry, Cadence is known for its innovative technology solutions and has been recognized by Fortune Magazine as one of the 100 Best Companies to Work For. The company is dedicated to solving complex technical challenges in order to enable customers to create revolutionary products and experiences.

Cadence Design Systems logo

Date Posted: 2026-09-22