Skip to main content
Cadence Design Systems logo

Sr Principal Design Engineer

Cadence Design Systems
August 27, 2026
Full-time
On-site
San Jose, California, United States
$154,000 - $286,000 USD yearly
Semiconductor IP Jobs, Level - Senior

Job Title

Sr Principal Design Engineer

Role Summary

Join a team developing physical IP for industry-standard high-speed serial links. The role covers mixed-signal circuit design, verification, post-silicon validation, and cross-functional collaboration to achieve functional and performance closure.

Experience Level

Senior level. See Education Requirements for specific years-of-experience guidance tied to degree (Ph.D. with 5+ years or M.S. with 7+ years).

Responsibilities

Primary responsibilities include design and delivery of mixed-signal IP and supporting silicon bring-up and validation.

  • Design and develop mixed-signal circuits from architectural specifications.
  • Create and execute mixed-signal verification flows and functional modeling.
  • Develop and carry out post-silicon test plans; perform silicon validation and debug.
  • Collaborate with digital teams to close functional and performance requirements.
  • Contribute to project leadership, work independently, and drive tasks to completion.
  • Automate design and validation tasks using scripts and modelling tools.

Requirements

Must-have technical skills and professional attributes.

  • Strong understanding of mixed-signal circuit design fundamentals.
  • Familiarity with mixed-signal design and verification flows and methodologies.
  • Proficiency with Cadence analog design environment and tools.
  • Basic signal processing concepts relevant to analog/mixed-signal design.
  • Excellent verbal and written communication skills; ability to work independently.

Nice-to-have:

  • Serial-link design techniques for high-speed interfaces.
  • Experience with data converters (ADC/DAC) and clock synthesis/recovery (PLL, DLL, CDR).
  • MATLAB or C for architecture development and analysis.
  • Hardware description languages such as SystemVerilog or VerilogA for functional models.
  • Scripting experience (Perl, Python) for automation.
  • Silicon validation testing experience.

Education Requirements

Ph.D. in Electrical Engineering with 5+ years of mixed-signal design experience, or M.S. in Electrical Engineering with 7+ years of mixed-signal design industry experience in advanced process technologies.


About the Company

Company: Cadence Design Systems

Headquarters: San Jose, California, USA

Cadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property for designing advanced semiconductor chips. With over 25 years in the industry, Cadence is known for its innovative technology solutions and has been recognized by Fortune Magazine as one of the 100 Best Companies to Work For. The company is dedicated to solving complex technical challenges in order to enable customers to create revolutionary products and experiences.

Cadence Design Systems logo

Date Posted: 2026-08-26