Skip to main content
Synopsys logo

Senior / Staff Mixed-Signal Verification Engineer

Synopsys
September 30, 2026
Full-time
On-site
Hyderabad, Telangana, India
Verification Jobs, Level - Senior

Job Title

Senior / Staff Mixed-Signal Verification Engineer

Role Summary

Responsible for end-to-end analog-mixed-signal (AMS) verification and sign-off for complex mixed-signal IP. Define verification strategy, build UVM/SystemVerilog environments that integrate Verilog-A/Verilog-AMS models, and collaborate with analog and digital teams to prevent silicon respins.

Position sits within Synopsys engineering teams focused on AMS IP; the role emphasizes methodology, automation, and technical leadership.

Experience Level

Senior - typically requires 8+ years of hands-on AMS verification experience and prior ownership of verification sign-off for mixed-signal designs.

Responsibilities

Lead AMS verification planning, environment development, and debug across mixed-signal blocks and subsystems.

  • Own verification strategy, test plans, coverage models, and sign-off for mixed-signal IP.
  • Design and maintain UVM/SystemVerilog environments integrating Verilog-A/Verilog-AMS behavioral models.
  • Debug analog-digital interface failures, simulation convergence issues, and cross-domain problems using waveform analysis and AMS tools.
  • Develop assertions, monitors, scoreboards, and automation to detect real bugs.
  • Optimize AMS simulation flows and reduce regression and debug turnaround time.
  • Collaborate with analog designers, digital verification, modeling, and architecture teams to align verification with design intent.
  • Mentor verification engineers, review test plans and environments, and drive AMS best practices across the team.

Requirements

Must-have technical skills and experience to perform the role.

  • 8+ years of hands-on AMS verification experience with proven ownership of verification sign-off.
  • Expert-level SystemVerilog and UVM; strong coverage-driven verification and constrained-random methodologies.
  • Proficiency with Verilog-A and Verilog-AMS for behavioral modeling and mixed-signal simulation.
  • Solid understanding of analog circuits (bias circuits, regulators, PLLs, ADCs, DACs, or similar).
  • Experience with AMS simulators (Spectre AMS, Xcelium AMS, or equivalent) and waveform debug tools.
  • Scripting skills in Python, Perl, or Tcl for automation and regression management.
  • Nice-to-have: experience with AI/ML-based verification techniques or automation frameworks.

Education Requirements

Not specified.


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-09-28