Job Title
Senior SoC Design Verification Engineer
Role Summary
Lead verification of Design-for-Debug architecture and system-level SoC/FPGA/full-chip verification. Define verification strategy, develop UVM testbenches and test cases, and coordinate with design, software and architecture teams to achieve coverage and performance goals.
Experience Level
Senior β requires 10+ years of experience in complex ASIC design and/or verification.
Responsibilities
Key responsibilities include:
- Develop UVM-based testbenches and test cases for Design-for-Debug and full-chip/system verification.
- Define verification strategies, methodologies and test plans to achieve verification coverage.
- Perform pre-silicon system verification for SoC, FPGA and full-chip designs.
- Coordinate verification activities with Design, Software and Architecture teams across geographies.
- Use system-level applications to validate performance and identify shortfalls.
- Support emulation-based verification when applicable.
Requirements
Must-have and desirable skills:
-
Must-have: 10+ years of ASIC design and/or verification experience; strong SystemVerilog knowledge; experience with UVM methodology and formal verification methods; experience verifying Design-for-Debug architectures (JTAG, high-speed USB, PCIe-based debug, internal signal visualization).
-
Desirable: Scripting in Linux/Unix environments (Perl and/or Python); experience with ARM and RISC debug architectures; emulation experience; familiarity with UltraSoC or Tessent Embedded Analytics; strong communication skills and ability to work in a distributed team.
Education Requirements
Not specified.
About the Company
Company: Altera
Headquarters: Bengaluru, Karnataka, India
Altera provides leadership programmable solutions for applications ranging from cloud to edge, unveiling limitless AI possibilities. Their extensive product portfolio includes FPGAs, CPLDs, Intellectual Property, development tools, and System on Modules aimed at accelerating innovation in various fields.

Date Posted: 2026-05-19