Skip to main content
Ethernovia logo

Senior PLL Design Engineer

Ethernovia
August 27, 2026
Full-time
On-site
Utrecht, Netherlands
Semiconductor IP Jobs, Level - Senior

Job Title

Senior PLL Design Engineer

Role Summary

Design and implement high-performance phase-locked loops (PLLs) for advanced CMOS-based networking silicon used in automotive and edge applications. The role is part of the Mixed-Signal design team based in Zeist/Utrecht and covers the full design cycle from specification through test-chip evaluation to qualification and production.

Experience Level

Senior-level. The role requires at least 8 years of experience in PLL design in advanced CMOS nodes.

Responsibilities

Deliver PLL architecture, design and validation across development phases and collaborate with cross-functional teams.

  • Define PLL architecture and detailed specifications to meet performance and efficiency targets.
  • Perform circuit design, simulation and trade-off studies for high-performance PLLs.
  • Plan, execute and supervise test-chip implementation and silicon bring-up.
  • Evaluate test results, iterate designs, and drive qualification and production hand-off.
  • Work closely with Analog Front-End, Layout, DSP, Digital, Firmware and System teams.
  • Coordinate with marketing and field application engineers on performance targets and validation.
  • Document designs, prepare technical reports, and present results to stakeholders.
  • Mentor junior engineers and contribute to team processes and reviews.

Requirements

Core technical and interpersonal requirements for successful candidates.

  • Minimum 8 years of hands-on PLL design experience in advanced CMOS process nodes.
  • Proven experience working in mixed-signal IC design teams and cross-functional collaboration.
  • Strong verbal and written communication skills; fluent in English.
  • Located in Utrecht, The Netherlands or willing to relocate and able to work on-site.
  • Ability to take ownership of complex design tasks and deliver to schedule.
  • Nice-to-have: experience with RTL/Verilog, C++ and Python.
  • Plus: experience in Ethernet AFE design or related domains.

Education Requirements

MSc or PhD degree in Electrical Engineering (EE).


About the Company

Company: Ethernovia

Develops advanced automotive communication semiconductors and systems, focusing on digital SoC design and verification for networking, video, DSP and related IP. Startup-stage employer offering pre-IPO stock options and benefits.

Ethernovia logo

Date Posted: 2026-08-26