Skip to main content
S

Senior ASIC Design Verification Engineer

Scaledge Technology
September 28, 2026
Full-time
Remote
Anywhere
Verification Jobs, Level - Senior

Job Title

Senior ASIC Design Verification Engineer

Role Summary

Lead and manage semiconductor design verification across ASIC, SoC, IP and FPGA development programs. Provide technical and managerial direction to verification teams, define verification strategies and ensure timely delivery of verification results aligned with project and customer requirements.

Experience Level

Senior - requires supervisory or management experience and several years of relevant engineering or verification experience.

Responsibilities

Responsible for planning, directing and executing verification activities and for leading verification teams and processes.

  • Plan, organize and evaluate ASIC, SoC, IP and FPGA design verification efforts, including resource planning and scheduling.
  • Lead and mentor verification managers and senior verification engineers.
  • Define verification strategies, test plans, coverage objectives and closure criteria for complex designs.
  • Provide technical leadership for SoC testbench architectures and front-end RTL/logic verification.
  • Define and oversee implementation of UVM-based verification frameworks.
  • Oversee regression analysis, RTL debugging and resolution of complex design/verification issues using Verilog/SystemVerilog.
  • Coordinate engineering resources and stakeholder communication to meet project priorities and schedules.
  • Recruit, coach and evaluate engineering personnel and support their professional development.
  • Contribute to verification process and methodology improvements.

Requirements

Core technical and leadership skills required for the role.

  • Must have: Proven experience leading verification teams or supervising engineers in a technical development environment.
  • Strong knowledge of ASIC, SoC, IP and/or FPGA verification methodologies.
  • Experience with RTL verification and debugging using Verilog and SystemVerilog.
  • Experience implementing and managing UVM-based verification environments.
  • Experience developing verification strategies, test plans, regression environments and coverage-driven verification.
  • Strong project planning, organizational, communication and team leadership skills.
  • Experience with SoC testbench architectures and top-level verification coordination.

Nice-to-have: direct FPGA development experience, large-SoC project experience, or prior work on customer-facing semiconductor programs.

Education Requirements

Bachelor's degree or college-level education in computer science, computer engineering, electrical engineering, information technology, or a related discipline is required.


About the Company

Company: Scaledge Technology

Headquarters: Vancouver, British Columbia, Canada

Scaledge Technology is a technical staffing and recruiting firm specializing in embedded systems, semiconductor, and engineering roles, connecting candidates with employers for contract and full-time positions.

Scaledge Technology logo

Date Posted: 2026-09-28