Cadence Design Systems logo

Senior Applications Engineer – SerDes Design IP

Cadence Design Systems
May 27, 2026
Full-time
Remote friendly (San Jose, California, United States)
Worldwide
$102,900 - $191,100 USD yearly
Semiconductor IP Jobs, Level - Senior

Job Title

Senior Applications Engineer – SerDes Design IP

Role Summary

Provide technical pre-sales support and customer-facing engineering for Cadence SerDes IP, demonstrating IP performance, validating demos, and helping customers integrate high-speed PHY and controller solutions. Work within the Technical Field Organization alongside sales, marketing, and R&D to win business and deliver technical solutions.

Experience Level

Senior level. The posting specifies 2+ years of industry experience on high-speed interface controller and/or PHY design/verification and protocol experience; the role expects leadership in pre-sales engagements.

Responsibilities

Main responsibilities include technical engagement with customers, product demonstration, and cross-functional collaboration.

  • Provide technical pre-sales support for high-speed interface IPs (PCIe, CXL, Ethernet PHY and controllers, etc.).
  • Develop and present demos and benchmarks to showcase IP performance at customer sites and industry events.
  • Engage directly with customers to understand requirements and propose IP-based solutions.
  • Collaborate with IP sales, marketing, and R&D teams to secure opportunities and address technical gaps.
  • Deliver quick-turn product-specific technical support to customers, field teams, architects, and designers.
  • Prepare application notes, technical articles, and demo documentation for internal and external use.
  • Occasional travel to customer sites for demonstrations, validation, or consultancy.

Requirements

Minimum technical skills and experience required for the role.

  • Must-have: 2+ years industry experience with high-speed interface controller and/or PHY design or verification.
  • Must-have: 2+ years practical experience with one or more protocols such as PCIe, CXL, UCIe, Ethernet, USB, MIPI, 112G, or 56G.
  • Working knowledge of high-speed PHY implementations and behavior.
  • Lab validation and demo setup experience.
  • Strong presentation skills and clear verbal/written communication for customer-facing roles.
  • Demonstrated initiative and ability to manage pre-sales technical accounts.
  • (Nice-to-have) Prior experience with serial interface PHY and controller IP used in data-center, mobile, automotive, or consumer applications.

Education Requirements

BS in Electrical Engineering (EE), Computer Engineering (CE) or related technical field plus 2+ years relevant experience, or MS in EE/CE (or equivalent practical experience) as specified in the posting.


About the Company

Company: Cadence Design Systems

Headquarters: San Jose, California, USA

Cadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property for designing advanced semiconductor chips. With over 25 years in the industry, Cadence is known for its innovative technology solutions and has been recognized by Fortune Magazine as one of the 100 Best Companies to Work For. The company is dedicated to solving complex technical challenges in order to enable customers to create revolutionary products and experiences.

Cadence Design Systems logo

Date Posted: 2026-05-26