Marvell Technology logo

Memory Layout Staff Engineer

Marvell Technology
May 17, 2026
Full-time
On-site
Bengaluru, Karnataka, India
Physical Design Jobs, Level - Senior

Job Title

Memory Layout Staff Engineer

Role Summary

Responsible for full‑custom memory layout development and sign‑off for SRAM compiler blocks within the Analog Mixed Signal (AMS) team. Translate schematics into tape‑out‑ready layouts, ensure physical verification closure, and develop automation to improve layout productivity and consistency.

Work within a small, agile team supporting SoCs across AI, cloud data center, storage, security, and networking.

Experience Level

Senior — requires 5+ years of hands‑on SRAM compiler layout experience.

Responsibilities

Typical responsibilities include:

  • Develop full‑custom memory layout and establish sign‑off verification flows.
  • Translate schematics into efficient layouts and own the flow from floorplanning to tape‑out.
  • Perform and resolve physical verification issues (DRC, LVS, ERC, antenna violations).
  • Run EM/IR analysis and implement fixes for IR drop and electromigration.
  • Lead layout reviews, mentor junior engineers, and promote best practices and design‑rule compliance.
  • Implement automation and scripting (Perl, Tcl, SKILL) to enhance productivity and consistency.
  • Collaborate with circuit, architecture, and verification teams to drive layout quality and optimization.

Requirements

Must-have technical skills and experience:

  • Extensive experience in full‑custom memory layout for SRAM compiler blocks.
  • Strong understanding of semiconductor process technologies, device physics, and layout effects at advanced nodes.
  • Hands‑on experience with physical verification flows including EM, IR, LVS, and DRC.
  • Proficiency with Cadence Virtuoso and industry‑standard EDA tools.
  • Scripting experience for automation (Perl, Tcl, SKILL) preferred.
  • Strong communication skills and ability to collaborate with global teams.

Nice-to-have: experience driving layout optimization, design‑rule closure, and tooling or flow improvements.

Education Requirements

BE/B.Tech or MS/M.Tech in Electrical/Electronics Engineering, Microelectronics, or a related technical field is specified.


About the Company

Company: Marvell Technology

Headquarters: Santa Clara, California, United States

Marvell’s semiconductor solutions serve as essential building blocks of the data infrastructure connecting our world, driving innovation across enterprise, cloud, AI, and carrier architectures. The company focuses on creating transformative technology that shapes the future.

Marvell Technology logo

Date Posted: 2026-05-16