Skip to main content
Silicon Labs logo

Lead Engineer – RTL Design (Wireless Modem IP)

Silicon Labs
October 23, 2026
Full-time
On-site
Hyderabad, Telangana, India
RTL Design Jobs, Level - Senior

Job Title

Lead Engineer – RTL Design (Wireless Modem IP)

Role Summary

Design and develop high-performance, power-efficient synthesizable RTL for wireless modem digital baseband and PHY-layer signal-processing IPs. Own microarchitecture, implementation, verification, and integration of modem modules used in Wi‑Fi and low-power IoT SoCs.

Collaborate with modem system engineers, verification, analog, and SoC teams to deliver reliable, low-power modem IPs that meet power, performance, and area (PPA) targets and integration requirements.

Experience Level

Senior - 7–15 years of experience in digital RTL design, preferably with wireless modem baseband or PHY-layer signal processing.

Responsibilities

Key responsibilities:

  • Design and develop synthesizable RTL for digital baseband and PHY-layer signal-processing blocks.
  • Define microarchitecture and implement DSP modules (FIR filters, correlators, FFTs, FEC decoders).
  • Optimize RTL for power, performance, and area (PPA).
  • Develop module- and subsystem-level testbenches and execute verification plans.
  • Participate in microarchitecture discussions, design reviews, and documentation of IP functionality and timing interfaces.
  • Perform design quality checks including Lint, CDC, RDC, and synthesis readiness.
  • Collaborate with verification, modem systems, analog, and SoC teams for integration and cross-functional debugging.
  • Drive design quality and contribute to successful delivery and handoff of modem IPs.

Requirements

Must-have technical skills and experience:

  • 7–15 years of hands-on digital RTL design and microarchitecture experience.
  • Strong expertise in Verilog/SystemVerilog and synthesis-driven RTL development.
  • Experience designing and implementing DSP blocks such as FIR filters, FFTs, correlators, or FEC modules.
  • Proven ability to optimize RTL for PPA and perform trade-offs.
  • Experience with module-level and subsystem-level verification, testbench development, and debugging.
  • Familiarity with design quality flows and checks: Lint, CDC, RDC, and synthesis readiness.
  • Strong problem-solving, debugging, and cross-functional collaboration skills.

Nice-to-have:

  • Experience with IEEE 802.11 Wi‑Fi, 4G/5G cellular, or other OFDM-based wireless systems.
  • Deep understanding of wireless modem architecture and baseband signal processing.
  • Experience with low-power RTL design techniques and power optimization.
  • Hands-on experience integrating complex digital IPs into wireless SoCs.
  • Familiarity with AI-powered tools used to improve productivity and analysis.

Education Requirements

Bachelor's or Master's degree in Electrical Engineering, Electronics, Communication Engineering, or a related field.


About the Company

Company: Silicon Labs

Headquarters: Austin, Texas, USA

Silicon Labs is a leading innovator in low-power wireless connectivity, creating embedded technology that connects devices to improve lives. With a focus on advanced edge connectivity applications, the company provides device makers with cutting-edge solutions and support. Headquartered in Austin, Texas, Silicon Labs operates in over 16 countries, serving markets such as smart home, industrial IoT, and smart cities.

Silicon Labs logo

Date Posted: 2026-10-22