Skip to main content
EnCharge AI logo

Lead DFT Engineer (Edge Computing)

EnCharge AI
August 27, 2026
Full-time
On-site
Bengaluru, Karnataka, India
DFT Jobs, Level - Senior

Job Title

Lead DFT Engineer (Edge Computing)

Role Summary

Lead the design-for-test strategy and execution for complex system-on-chip (SoC) designs targeted at edge data-center and remote edge deployments. Ensure chips are manufacturable, testable, and reliable while meeting strict power and area constraints.

Work across RTL design, physical design, yield, and validation to deliver robust DFT solutions and lead post-silicon bring-up on ATE.

Experience Level

Senior β€” 12+ years in DFT with at least 2 years in a leadership or principal role.

Responsibilities

Own DFT architecture and lead a cross-functional team to deliver testable, manufacturable silicon for edge applications.

  • Define and implement end-to-end DFT architecture: hierarchical DFT, scan compression, boundary scan, and MBIST.
  • Develop In-System Test (IST) and power-on self-test (POST) strategies for edge reliability.
  • Oversee scan insertion, ATPG (stuck-at, transition, path delay) flows, and memory/logic BIST implementation.
  • Collaborate with Design, Physical Design, and Yield teams to maximize coverage while minimizing area, power, and timing impact.
  • Lead post-silicon bring-up and ATE debug to root-cause failures and optimize test time.
  • Drive test methodology and metrics for production test and field diagnostics.

Requirements

Key qualifications and skills required for the role.

  • Must-have: 12+ years of DFT experience with a minimum of 2 years in a leadership or principal role.
  • Tools: Proven mastery of industry DFT tools such as Synopsys TestMAX, Siemens/Mentor Tessent, or Cadence Modus.
  • Test technologies: Deep expertise in MBIST with repair capabilities, SCAN, IJTAG (IEEE 1687), and boundary scan (IEEE 1149.1/1149.6).
  • ATPG: Hands-on experience with stuck-at, transition, and path-delay ATPG flows.
  • Process nodes: Demonstrated experience with FinFET technologies (7nm, 5nm or below).
  • Low-power DFT: Experience designing and validating DFT for multi-voltage and power-gated designs.
  • Post-silicon: Experience leading ATE bring-up and debug, failure analysis, and test-time optimization.

Education Requirements

Not specified.


About the Company

Company: EnCharge AI

EnCharge AI develops advanced AI hardware and software systems for edge-to-cloud computing, focusing on in-memory computing technology to deliver high compute efficiency and density with low power consumption. Founded in 2022, the company targets power-, energy-, and space-constrained applications with integrated hardware architectures and software stacks for scalable, reliable AI deployment.

EnCharge AI logo

Date Posted: 2026-08-26