Skip to main content
Qorvo logo

IC Layout Engineering Intern

Qorvo
August 31, 2026
Internship
On-site
Richardson, Texas, United States
$31 - $42 USD hourly
Physical Design Jobs, Level - Entry or Early Career

Job Title

IC Layout Engineering Intern

Role Summary

Internship within Qorvo's High Performance Analog group focused on IC physical implementation for RF, analog, and mixed-signal circuit blocks. Work includes hands-on layout, verification, and tapeout support under mentorship from experienced engineers.

This is a skills-building, project-based position intended for current college students seeking practical semiconductor layout experience.

Experience Level

Intern β€” for students currently enrolled in an accredited Bachelor's, Master's, or PhD program (no specific years of post-graduate experience required).

Responsibilities

Typical intern responsibilities; specific tasks depend on business needs and assignment.

  • Perform physical implementation of RF, analog, and mixed-signal blocks using industry EDA tools.
  • Learn and apply foundry PDK design rules and layout methodologies.
  • Support block-level floorplanning, device placement, and routing tasks.
  • Execute verification checks including DRC, LVS, and ERC and assist in debugging issues.
  • Perform layout edits in Cadence Virtuoso or similar tools and help prepare GDS and tapeout documentation.
  • Maintain version control, document layout activities and verification results, and participate in technical reviews and team meetings.
  • Learn technology-specific practices (GaAs, Silicon, GaN) including matching, shielding, guard rings, and routing techniques.

Requirements

Key skills and attributes expected from candidates (must-haves listed first).

  • Basic understanding of semiconductor devices and integrated circuits.
  • Familiarity with Cadence Virtuoso or similar IC design/layout tools.
  • Exposure to scripting languages such as Python, SKILL, Perl, or Shell scripting.
  • Basic knowledge of Linux operating systems.
  • Understanding of layout verification concepts (DRC, LVS, ERC) and ability to participate in debugging.
  • Experience with IC physical design or VLSI layout through coursework or projects.
  • Strong analytical, problem-solving, and written/verbal communication skills; ability to work collaboratively in a team.
  • Willingness to learn and follow established version control and documentation practices.
  • Note: This position is not eligible for visa sponsorship by the company.

Education Requirements

Currently enrolled in an accredited Bachelor's, Master's, or PhD program in Electrical Engineering, Computer Engineering, Physics, or a related technical discipline. Minimum GPA of 3.0 or equivalent academic standing. Relevant coursework includes analog circuits, digital circuits, VLSI design, semiconductor devices, or microelectronics.


About the Company

Company: Qorvo

Headquarters: Greensboro, NC, US

Qorvo supplies innovative semiconductor solutions that enhance connectivity and power for a variety of applications, including consumer electronics, automotive, and healthcare. With a focus on RF and power solutions, Qorvo combines technology leadership and global manufacturing to address complex challenges in fast-growing industries. Their commitment to excellence and innovation drives them to shape the future of wireless communications.

Qorvo logo

Date Posted: 2026-08-31