FPGA Design Engineer
MirafraJob Title
FPGA Design Engineer
Role Summary
Design and implement FPGA-based subsystems for embedded and high-speed interfaces. Work across architecture, RTL implementation, verification, and lab bring-up while collaborating with hardware, software, diagnostics, and signal-integrity teams.
Experience Level
Mid-level - typically 5β12 years of relevant FPGA design experience (posting lists 5β10 / 5β12 years).
Responsibilities
Key responsibilities for the FPGA design engineer role.
- Design and implement FPGA solutions and block-level RTL.
- Participate in architecture definition, implementation, and verification.
- Perform synthesis and timing-closure activities for target FPGAs.
- Develop detailed design specifications and documentation.
- Collaborate with hardware, software, diagnostics, and signal-integrity teams.
- Assist in subsystem-level lab bring-up, integration, and unit-test validation.
Requirements
Must-have technical skills and practical experience; a short list of desirable additions follows.
-
Must-have:
- Experience with Xilinx, Altera (Intel), and Microsemi FPGAs.
- Proficiency in HDL: Verilog, VHDL, and SystemVerilog.
- Hands-on with vendor tools: Vivado, Quartus, Libero.
- Practical knowledge of protocols and interfaces: Ethernet-based protocols, PCIe, AXI, memory controllers, OTN, I2C, SPI, UART.
- Experience with synthesis, timing closure, and RTL block development.
- Basic Unix familiarity and scripting for build/test automation.
- 5β12 years of relevant FPGA design experience (as stated in posting).
-
Nice-to-have:
- Familiarity with verification flows such as UVM and VMM.
Education Requirements
Not specified.
About the Company
Company: Mirafra
Headquarters: Bangalore, India
Technology design services company specializing in semiconductor design and embedded software, offering ASIC design from specification to silicon and end-to-end software development. Founded in 2004, Mirafra operates worldwide with multiple design and business centers serving clients across the US, Europe, and Asia.
