Skip to main content
Marvell Technology logo

Digital IC Design Intern, MS - Summer 2027

Marvell Technology
September 22, 2026
Internship
On-site
Santa Clara, California, United States
$35 - $70 USD hourly
RTL Design Jobs, Level - Entry or Early Career

Job Title

Digital IC Design Intern, MS - Summer 2027

Role Summary

This internship places a master's-level student on a Digital IC (digital logic) design team to contribute to real chip designs across cloud, AI, storage, and networking domains. The intern will work on RTL design, implementation, and cross-functional integration with architecture, verification, and physical design teams.

Experience Level

Entry-level internship (Master's student). The posting targets students currently enrolled in a Master’s program with expected graduation between Fall 2027 and Summer 2028.

Responsibilities

Typical activities and deliverables for this role include:

  • Design and implement digital RTL blocks and verify their functionality in real chip projects.
  • Perform synthesis, static timing analysis, timing signoff, and power analysis.
  • Debug design issues and ensure functional correctness through simulation and lab validation.
  • Investigate and apply new design techniques and flows to improve quality and productivity.
  • Collaborate with architects, design verification, and physical design engineers to integrate and deliver silicon-ready blocks.

Requirements

Core skills and experience expected from candidates.

  • Hands-on RTL design experience and a solid understanding of the ASIC/SoC digital design flow.
  • Proficiency in programming and scripting languages such as Python, Perl, and Tcl.
  • Familiarity with EDA tools (examples: Synopsys Primetime, Cadence Virtuoso/Spectre X, Mentor tools).
  • Experience or familiarity with synthesis, static timing analysis, timing closure, and power analysis workflows.
  • Strong analytical, problem-solving, and verbal/written communication skills.
  • Nice-to-have: prior exposure to high-speed connectivity design, VLSI/DSP concepts, or SoC integration projects.

Education Requirements

Currently enrolled in a Master’s degree program in Electrical Engineering, Computer Engineering, or a related technical field, with expected graduation between Fall 2027 and Summer 2028. Relevant coursework includes circuit design, circuit theory, digital logic design, static timing analysis, computer architecture, Verilog, VLSI, DSP, SoC/ASIC design, and electronics. The posting also notes that additional compensation may be available for PhD intern candidates.


About the Company

Company: Marvell Technology

Headquarters: Santa Clara, California, United States

Marvell’s semiconductor solutions serve as essential building blocks of the data infrastructure connecting our world, driving innovation across enterprise, cloud, AI, and carrier architectures. The company focuses on creating transformative technology that shapes the future.

Marvell Technology logo

Date Posted: 2026-09-22