Marvell Technology logo

Design Verification Engineer — Senior to Staff

Marvell Technology
May 12, 2026
Full-time
On-site
Ho Chi Minh City, Vietnam
Verification Jobs, Level - Senior

Job Title

Design Verification Engineer — Senior to Staff

Role Summary

Join the Marvell Compute and Custom Solutions verification team to develop and execute verification for high-performance SerDes/PHY and digital ASICs. The role focuses on creating testbenches, running functional and performance verification, debugging failures, and collaborating with design and architecture teams.

This position is technical and hands-on, with mentoring responsibilities for junior engineers.

Experience Level

Senior-level (Senior to Staff). Exact years of experience not specified.

Responsibilities

Primary responsibilities include planning and executing verification activities and working with cross-functional teams to close design issues.

  • Develop and implement verification plans for SerDes/PHY and related chip designs.
  • Create and maintain simulation testbenches using industry-standard verification methodologies and tools.
  • Perform functional and performance verification of complex digital and mixed-signal interfaces.
  • Analyze and debug simulation failures; produce detailed verification reports.
  • Collaborate with design and architecture teams to identify and resolve issues early.
  • Mentor and guide junior verification engineers.

Requirements

Must-have technical skills and experience; preferred items noted separately.

  • Proficiency with verification languages and methodologies such as SystemVerilog and UVM.
  • Scripting experience (Python, Perl, or similar) for automation and data analysis.
  • Strong understanding of ASIC design flow, digital design, and verification methodologies.
  • Experience with widely used EDA tools (Cadence, Synopsys, Mentor Graphics, or equivalent).
  • Strong mathematical and problem-solving skills; effective written and verbal communication in English.
  • Nice-to-have: Experience with high-speed SerDes/PHY interface design or verification.

Education Requirements

BS, MS, or PhD in Electrical Engineering, Computer Engineering, Electronics, Telecommunications Engineering, or a related technical field (degrees stated in the source). Equivalent practical experience not explicitly listed but may be considered.


About the Company

Company: Marvell Technology

Headquarters: Santa Clara, California, United States

Marvell’s semiconductor solutions serve as essential building blocks of the data infrastructure connecting our world, driving innovation across enterprise, cloud, AI, and carrier architectures. The company focuses on creating transformative technology that shapes the future.

Marvell Technology logo

Date Posted: 2026-05-12