"Senior Low Power Design Engineer Jobs: Find Advanced Power Roles"

At 5nm and below, leakage currents rival switching power. A single misconfigured isolation cell can brick a tapeout. Companies hiring senior low power design engineers need the people who prevent that.

These roles are for IC engineers with 7 to 12 years of experience in UPF development, power intent verification, and multi-domain SoC power architecture. You own the full power strategy for major chip blocks or complete subsystems.

The work centers on defining power domain boundaries across complex SoCs, implementing and verifying UPF/CPF power intent files, driving power simulation to closure, and coordinating with physical design teams on retention cell placement and power state implementation. Senior low power engineers own the power state table (PST): the document that defines every valid combination of domain on/off/retention states and the legal transitions between them. Verification, DFT, and physical design teams all reference the PST, so getting it wrong means everyone downstream is wrong too.

Tool fluency at this level means Synopsys PrimeTime PX for power analysis, Cadence Voltus for IR-drop and dynamic power signoff, and Mentor Questa MV or Cadence Conformal for structural UPF checking. You also drive power simulation in UPF-aware environments to verify functional correctness across all power states.

Below 5nm, supply voltage scaling hits reliability limits. Architects lean harder on aggressive power gating and dynamic voltage-frequency scaling to compensate. Managing dozens of independent power domains with complex state transition sequences is what separates senior from mid-level in this specialty. Engineers who have closed power on a multi-billion-transistor SoC at 7nm or below are hard to find, and companies know it.

Apple, Qualcomm, MediaTek, and Marvell hire at this level regularly, especially for mobile SoC and AI accelerator programs at 5nm and 3nm. Total compensation runs $185K to $265K depending on geography and stock grants. The semiconductor salary guide has broader breakdowns by company tier.

If you are stepping up from a general low power design engineer role, the move to senior usually requires demonstrated ownership of a full-chip power architecture through at least one tapeout. The next step is staff ASIC design engineer, where scope expands to cross-chip and cross-program power strategy.

Save a search on semidesignjobs.com for senior low power design engineer jobs and get notified when matching roles open.

FAQ

What are the most challenging aspects of low power design at advanced nodes

At 7nm and below, leakage currents become significant contributors to total power, and supply voltage scaling is limited by reliability constraints. The primary challenges are managing dozens of independent power domains with complex state transitions, verifying power intent across simulation and synthesis, and achieving IR-drop compliance while keeping power grid overhead down.

How does UPF verification work in senior low power design engineer jobs

UPF verification combines structural and simulation-based checks. Structural checks, using tools like Mentor Questa MV or Cadence Conformal, verify that level shifters, isolation cells, and retention flops are correctly inserted per UPF intent. Simulation-based checks run power state transitions in a UPF-aware environment to verify functional correctness across all power states.

What is a power state table and how is it used in low power design

A power state table (PST) defines all valid combinations of power domain states for a chip: which domains are on, off, or in retention, and the legal transition sequences between them. Senior low power design engineers develop and maintain the PST. Verification, DFT, and physical design teams reference it to ensure consistency across the chip program.