Synopsys logo

Solutions Staff DFT Engineer

Synopsys
Full-time
On-site
Bengaluru, India
Level - Senior

Role Summary

The Solutions Staff DFT Engineer at Synopsys focuses on delivering advanced Design for Test (DFT) methodologies and support for digital ICs. This role demands a blend of technical expertise in DFT processes and strong communication skills to collaborate effectively with customers. The engineer will take responsibility for ensuring first-time silicon success through innovative testing solutions.

Experience Level

This position requires a senior-level candidate with extensive experience in Electronics Engineering or related fields. Candidates should bring at least 7 years of practical expertise for a Bachelor's degree holder, or 5 years for those with a Master’s degree.

Responsibilities

Key responsibilities include:

  • Delivering comprehensive DFT solutions throughout all phases from design integration to silicon bring-up.
  • Providing technical guidance during design planning and implementation of test solutions.
  • Validating and implementing DFT solutions that include architecture planning, pattern generation, and diagnostics analysis.
  • Collaborating with customers during design reviews to enhance methodologies.
  • Prototyping new DFT methodologies and working closely with solution architects.
  • Delivering high-level technical support including problem resolution and training for customer satisfaction.
  • Conducting product demonstrations and evaluations to enhance Synopsys’ market presence.
  • Analyzing data and presenting findings to stakeholders regarding new technologies.

Requirements

Ideal candidates will possess the following qualifications:

  • Bachelor’s degree (BS) in Electronics, Electrical, or Computer Engineering with 7+ years experience, or a Master’s degree (MS) with 5+ years.
  • Hands-on experience with RTL coding, DFT insertion, and silicon bring-up.
  • In-depth knowledge of scan architectures, fault models, and test access protocols.
  • A proven ability to manage DFT for large SoCs with multiple IPs.
  • Familiarity with IEEE standards applicable to DFT, including 1149.1 and 1687.
  • Excellent communication skills to engage with both technical and non-technical audiences.

Education Requirements

A Bachelor’s or Master’s degree in Electronics Engineering, Electrical Engineering, Computer Engineering, or a related field is essential.